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Abstract 
In conventional digital control an analogue signal is converted into multi-bit 
digital format with an analogue-to-digital (A/D) converter. A control law is 
implemented into some digital hardware architecture, resulting in a digital 
control signal after processing. This digital signal is reverted to analogue 
format by a digital-to-analogue (D / A) converter or converted to a series 
of high-frequency pulses by a pulse-width-modulation (PWM) logic, hence 
being able to drive a physical system. The A/D and D / A converters can be 
any precision according to the system requirement, e.g. I2-bit in many cases. 
This thesis, however, proposes one-bit processing for real-time control, 
which is a new concept in digital control. In one-bit processing, a control 
law is implemented with I-bit signals at both the input and output. 2.E 
modulation is used to shape either an analogue or a multi-bit digital signal 
into a I-bit signal. The I-bit signal after processing can be directly applied 
to a physical system, i.e. pulse-density-modulation (PDM) which works very 
similarly to PWM control. 
One-bit processing shows great advantages over the conventional digital 
control especially in implementation: First, the A/D converter is replaced 
with a simple 2.E modulator; Second, the control law is rewritten in a special 
controller structure, removing multipliers which are a major factor in digi-
tal integrated circuit (IC) design; Third, the D / A converter or PWM logic 
is no longer needed although some simple analogue filter may be utilised 
sometimes. 
One-bit processing is developed for some particular requirements in con-
trol system processing in terms of area, speed and power consumption, mak-
ing it necessary to build a new hardware for realising one-bit processing 
I 
efficiently. In this thesis, a new control system processor (!lE-CSP) is de-
scribed. A simple conditional-negate-and-add (CNA) unit is proposed for 
most operations of a control law. For this reason, the targeted processor is 
small and very fast, making it ideal for real-time control applications. 
Keywords: I-bit Processing, Control System Processor, FPGA, Quantisation-
to-noise, System-on-chip, VLSI. 
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Chapter 1 
Introd uction 
1.1 Background 
There is now a variety of control design methods by which appropriate con-
trol laws can be created for complex multi-variable systems, but the actual 
implementation of control laws is a part of the design process which most 
control engineers strive to achieve as straightforwardly and transparently as 
possible. 
Real-world automatic control systems were primarily based on analogue 
electronics. Fig. l.1 shows a typical block diagram of the continuous feedback 
control system. With the availability and low-cost high-performance digital 
electronics, control of such systems evolved into the more flexible digital form 
which is now used almost exclusively (Forsythe and Goodall, 1991; Middleton 
and Goodwin, 1990; Paraskevopoulos, 1996). The equivalent digital control 
version of Fig. l.1 is shown in Fig. l.2. 
The title of this thesis includes an important term - 'real-time' in digital 
control. What does 'real-time' mean? Cooling (1991) offers the definition: 
Real-time systems are those which must produce correct responses within a 
definite time limit. Should computer responses exceed these time bounds then 
performance degradation and/or malfunction results. The time limit nor-
mally means the sampling interval, being dependent on the time constant 
of the plant to be controlled. The shorter the time constant of the plant, 
1 
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u(t) e(t) c(t) r(t) 
L Controller Plant 
Figure 1.1: Diagram of the continuous feedback control system: u( t) is the 
input, T(t) is the plant output, e(t) is the error to be controlled and e(t) is 
the manipulated variable. 
u(nT) 
Controller 
rlnT) 
T 
Figure 1.2: Diagram of the digital feedback control system: u(nT), T(nT), 
e(nT), e(nT) are digital values of u(t), T(t), e(t), e(t) at the time nT where 
n is an integer and T is the sampling interval. 
the faster the sampling rate. The principal outcome, which is the imple-
mentation of the control law via a dedicated digital controller along with 
its associated analogue lOs, therefore must be as efficient as possible for 
real-time processing, being able to carry out all the required operations -
measurement, control and actuation - within each sampling interval. The 
sampling rate must be at least twice the bandwidth of the plant, which is well 
known as the Nyquist sampling mte. But in practice a factor of 100 times 
the bandwidth is a more effective sampling rate for high performance digital 
controllers (Goodall, 2001). Less than this and the stability will increasingly 
be compromised by the use of digital control. 
Much of the digital hardware developed to date has tended to be a general-
purpose microprocessor or digital signal processor (DSP) with little analysis 
of the underlying requirements of control systems. The difficulty is that there 
are particular numerical requirements in control system processing for which 
standard processor devices are not well suited, in particular arising from the 
high sampling rates which are needed to avoid adverse effects of sampling de-
2 
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Figure 1.3: The canonic a-form for the CSP. 
lays upon stability. These could be satisfied in either general microprocessor 
or DSP devices in a high level language, but this is neither straightforward 
nor transparent for digital control. There is therefore a clear need to under-
stand the numerical requirements properly, to identify optimised forms for 
implementing control laws, and to translate these into efficient architectures. 
From the prospect of control, the solution is to adopt a system approach 
and bring together the control and electronic design requirements. This is 
related to hardware and software co-design, a major subject which has seen 
substantial research progress over the last few years (Ernst, 1998). 
1.2 Previous research 
As a consequence of hardware and software co-design, a control system pro-
cessor (CSP) was designed for real-time controller implementations (Goodall 
et aI., 1998; Cumplido-Parra, 2001). The CSP is a high-speed, low-cost spe-
cial purpose control processor that can execute extremely fast control laws 
for linear time invariant (LTI) systems. The excellent performance of the 
CSP is achieved by the reformulation of the control algorithms into a par-
ticular state-space representation based on the a operator, which is used to 
represent discrete transfer functions instead of the conventional shift opera-
tor. The canonic a form is illustrated in Fig. 1.3 for a generalised single-input 
single-output controller of second order. 
The a operator avoids some of the problems arisen from high sampling 
frequencies (Middleton and Goodwin, 1990), which result in long word length 
3 
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requirements for the coefficients. This means low coefficient sensitivity and 
allows the use of short word lengths to represent the coefficients. In the CSP, 
it applies a simple low-precision floating-point form with a 6-bit mantissa in 
2's complement format and a 5-bit exponent. The exponent has a biased 
range of +6 to - 25. This format allows to represent any coefficient with 
an accuracy of 1%, which is more than enough for most control applications 
(Forsythe and Goodall, 1991). However, the state variables' word lengths 
need to be carefully chosen to ensure that the full value and dynamic range 
of the variables involved in the calculation can be accommodated. The vari-
ables are 27-bit fixed point in the CSP, with 12 bits for the 10 values as a 
requirement of 12-bit data converters, 3 overflow bits in order to ensure cor-
rect operation and to reduce the number of overflow check, and 12 underflow 
bits. 
The processor design is very simple. It comprises a 4-port register bank (3 
read, 1 write) that is associated with a special-purpose multiply accumulator 
(MAC). This MAC calculates 
D=AxB+C (1.1) 
in a single cycle and writes the result back to the register bank. The A 
input is in coefficient format, and B, C in state-variable format. The MAC 
is the only instruction in the CSP, being able to process most calculations of 
a control law. Other instructions include load, write operations. 
The CSP was manufactured and tested. Although having 40 times fewer 
gates than a OSP, it executes control laws between 4 and 33 times faster 
than many high-end OSP devices. The 50MHz CSP is beaten only by the 
233MHz SA (strong ARM) and the 500MHz Pentium Ill, both of which 
are more expensive than the esp. As such it is the most high-performance 
control engine developed to date. 
4 
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1.3 Research motivation 
Data converters (AID and D/A) are necessary in digital control, although 
sometimes the 01 A converter can be replaced with a high-frequency PWM 
output, particularly appropriate when a switching-type power amplifier is 
used to drive the physical system. Due to the requirement of very high 
sampling frequency, data converters must be efficient for real-time processing. 
There are many types of data converter (Daugherty, 1994), among which 
6~ converters have been rapidly gaining popularity in the past few years 
(Candy, 1992). The 6~ converter utilizes 6~ modulation as an efficient 
algorithm to encode the analogue signal or multi-bit digital signal into 1-bit 
format. Fig. 1.4 illustrates a general scheme of the 6~ modulation. 
u 
Figure 1.4: Generalised 6~ modulation. 
The output after quantisation is a binary value, either +6 or -6, being 
able to be represented by a 1-bit register in VLSI. The 6~ modulated signal 
therefore is called 1-bit signal. A decimation filter is needed to construct 
a complete AID converter, or an interpolation filter for a 01 A converter. 
However, the 1-bit signal itself contains all the useful information within the 
signal bandwidth (Angus, 1998), being a perfectly valid representation of the 
input. 
Fig. 1.5 shows a generic block diagram of one-bit processing. In conven-
tional digital control, the parallel binary numbers after AID conversion are 
multiplied with the coefficients, which represent the characteristic of a control 
system, to produce parallel binary outputs, resulting in multi-bit multipli-
ers. However, the 1-bit signals, being multiplied with the coefficients, only 
change the sign of the coefficients. This operation will greatly increase the 
speed and reduce the size on the silicon compared to a multi-bit multiplier. 
5 
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u 1-b1t 
Figure 1.5: A generic block diagram of one-bit processing. 
Utilising the i-bit signal in control along with its dedicated analogue IOs 
therefore may result in a more efficient control system processor than the 
current CSP for real-time processing. This is a totally new area in digital 
control and as far as the author is aware there has been no other work on 
the subject. But application of i-bit processing for real-time control brings 
particular issues in terms of sampling criterion, numerical requirement and 
hardware implementation that need to be understood. 
1.4 Dissertation overview 
This thesis presents the research work which applies ~I; modulation in real-
time control. This work results in a novel digital control concept and a very 
efficient control system processor architecture. The remainder is organised 
as follows. 
Chapter 2 reviews related literature. The literature includes the basic 
concepts of control system processing, a brief history of i-bit processing in 
the areas of communication and audio processing, hardware architectures 
developed to date. 
Chapter 3 gives some basics of ~I; modulation, and explains the reason 
that it is possible to consider i-bit processing for real-time control. It also 
gives a brief history of ~I; modulation at the beginning. 
Chapter 4 provides a definition of one-bit processing. A special controller 
structure that utilises the a-operator is developed in this chapter. It gives 
an approach of obtaining the sampling criterion for one-bit processing. Two 
6 
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control examples are also demonstrated to verify the concept. 
Chapter 5 presents a hardware architecture of direct implementation for 
one-bit processing applications in VLSl. Numerical representations are given 
in this chapter. A validation example is used to validate the hardware func-
tions in RTL level. 
Chapter 6 presents a processor solution for implementing one-bit process-
ing applications in VLSl. It explains the essential components of the t.~-CSP 
architecture based on the selected control form. An extra reprogrammable 
t.~-CSP architecture is discussed as well. It also presents the synthesis re-
sults in terms of speed and complexity. 
The software scheme of programming one-bit processing applications is 
explained. It describes the application specific instructions and their formats. 
Hardware-in-Ioop simulation is used to verify the processor architecture along 
with one-bit processing for real-time control. 
Chapter 7 presents the benchmark results of the t.~-CSP against other 
processors in terms of speed and power consumption. 
Chapter 8 concludes and some future work is presented. 
1.5 Summary 
In this chapter the background and motivation of the research were given. 
Hardware and software co-design was believed a key to implementing control 
laws as straightforwardly and transparently as possible for control engineers. 
The CSP is a very efficient application-specific architecture for control, but we 
believe that applying one-bit processing together with the proposed hardware 
architectures would be even more powerful and efficient for real-time control 
applications. 
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Chapter 2 
Literature Review 
2.1 Control system design 
The design process of a control system is described by Nise (1995). At the 
beginning, the plant must be modelled in mathematics. The control system 
therefore can be designed and analyzed according to the design specifications 
such as desired transient response and steady-state accuracy. 
Many control design methods are available today. These methods are 
divided into two branches (Goodall, 2002): classical and modern control. 
Classical control applies time or frequency domain techniques to analyze 
the plant and design the compensator. This approach is based on convert-
ing a system's differential equation to a transfer function, thus generating a 
mathematical model that algebraically relates a representation of the output 
to a representation of the input. An advantage of these techniques is that 
they rapidly provide stability and transient response information. The pri-
mary disadvantage of the classical approach is its limited applicability, being 
practicable only for linear, time-invariant systems of relatively low complex-
ity and usually having a single input and output. The languages for classical 
control are Laplace transform or z-transform, which describe the relationship 
between the input and output of a control system. 
Modern control, however, benefits from the advances in computer tech-
nology (Brogan, 1985). First, the physical system can be modelled into a 
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more complex one, which means a large number of variables, nonlinearities 
and time-varying parameters must be included in the model. Second, the 
computer technology is well suited for the need of greater accuracy and ef-
ficiency, which has changed the emphasis on control system performance. 
Third, computers are now so commonly used as just another component in 
the control system, which means that the discrete-time and digital system 
control now deserves much more attention than it did in the past. In ad-
dition, the foundation of modern control theory is the state-space models, 
being ideal for calculations in digital control. 
2.2 Digital control basics 
2.2.1 Design and analysis techniques 
The normal digital control scheme has been shown in Fig. 1.2. The Laplace 
transform is the basic tool in analyzing and designing both classical control 
and modern digital control systems. However, typical Laplace transform ex-
pressions of systems involving sampled signals all contain exponential terms 
in the form of eTa (Kuo, 1992), making it difficult for the manipulation of the 
transform expressions in the Laplace domain. z-transform therefore has been 
widely accepted as an effective tool in digital control. The transformation 
from the complex variable s to z is accomplished by 
1 
s = Tlnz (2.1) 
where T is the sampling time. The analysis and techniques for continuous 
control, such as the Routh-Hurwitz criterion and Bode techniques, cannot 
be applied in the z-plane (Phillips and Nagle, 1990). This is because the 
stability boundary in the s-plane is the imaginary axis, but in the z-plane is 
the unit circle. However, the z-plane can be transformed into the imaginary 
axis of the w-plane through the use of the transformation 
1 + (T/2)w 
z= 
1 - (T/2)w (2.2) 
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or for w, 
2z-1 
W=---
Tz+l (2.3) 
The w-plane frequency is approximately equal to the s-plane frequency when 
wT:S1f/5 (2.4) 
(Phillips and Nagle, 1990). In practice therefore the transformation from s 
to z can be accomplished by 
2z-1 
s=---
Tz+l (2.5) 
which is well know as the bilinear transform (Mohler, 1973). 
2.2.2 Sampling in digital control 
A key characteristic of a digital control system is the sampling rate. It is the 
rate at which analogue input values are sampled or processed. The sampling 
rate, combined with the algorithm complexity, determines the required speed 
of the controller implementation. 
It is well known from the Nyquist sampling theorem that any signals 
with a frequency beyond fs/2 (Is is the sampling frequency) can not be 
replicated. This means that the minimum sampling frequency has to be 
greater than twice the highest frequency of the signal bandwidth. However, 
according to Phillips and Nagle (1990) sampling at the theoretical minimum 
will introduce a phase lag of at least 1800 , which is not sufficient for real-
time control. A realistic criterion for real-time control is that there should 
be no more than 50 of phase lag (Goodall, 2001). This requires at least 100 
times of the controller bandwidth. Strictly speaking, real signals do not have 
bandwidth limits, i.e. there are still small frequency components outside the 
bandwidth (Middleton and Goodwin, 1990). When implementing a digital 
control system, it is always required to sample at a higher rate than the 
theoretical minimum (Feuer and Goodwin, 1996). 
Slow sampling frequency results in poor control performance. It is well 
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known that, however, when the sampling frequency is extremely high, signif-
icant numerical problems may be introduced. This is because it is difficult 
to represent the small signal values involved in the calculations (Middleton 
and Goodwin, 1990) due to the effects of finite word length, and any small 
change of the coefficients will result in a major error of the system output. 
In order to overcome the numerical problems in high sampling frequency, 
the <I-operator was introduced (Goodall and Brown, 1985; Goodwin, 1985). 
The <I-operator is more like a derivative, resembling the continuous opera-
tor djdt, the controller being low-sensitive to the change of the coefficients, 
which allows an error of 5% for the coefficients to be represented in hard-
ware. Therefore, using the <I-operator fundamentally avoids the numerically 
problems and enables very high sampling frequencies to be achieved (Goodall 
and Donoghue, 1993). This property is exploited by Middleton and Good-
win (1990) to provide a unification between continuous and discrete-time 
systems. In this case, the discrete systems can achieve the same effects of 
the continuous systems if the sampling frequency is infinitely high. 
2.3 Data conversion 
Clayton (1982) and Daugherty (1994) described many types of data con-
verter, including flash converter, single-slope converter, dual-slope converter, 
sampling (successive-approximation) converter, R-2R converter, voltage-to-
frequency converter, RC converter, resistance measurement converter, pulse-
width modulation (PWM) converter, improved PWM converter and t.E con-
verter. Another name of pulse-width-modulation is t. modulation (Steele, 
1975). A sample and hold (SjH) circuit may be required by most data con-
verters, either internal or external (Carr, 1980). This is due to either the 
actual input signal frequency or system-induced noise causing the input to 
change rapidly. However, the types of PWM and t.E converter do not require 
the SjH circuit because they are not susceptible to high frequency signals 
(or noise) due to their averaging mode of operation. 
t.E modulation was first explored by Inose and Yasuda (1963) in 1963, 
and was accepted as an effective method for building high resolution data 
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converters. Fig. 2.1 shows ~E A/D and D/ A converters. The ~E modulator 
(Fig. 2.2(a)) adds a filter to the front end of a ~ modulator and then moves 
it inside the loop (Fig. 2.2(b)) (Gray, 1987). The ~ modulator was proposed 
even earlier, in 1952, by de Jager (1952). It contained a I-bit quantiser in the 
forward loop and a filter (in the simplest case, an integrator) in the feedback 
loop. This structure has a low dynamic range and causes a cumulative error. 
But the ~E modulator is free of these problems (Norsworthy et aI., 1997). 
For high order ~E modulators, a filter structure was developed by Ritchie 
(1977). Fig. 2.3 shows this structure, in which he proposed using several 
integrators in cascade in the forward loop to create a higher order filter, with 
each integrator receiving an additional input from the quantiser. 
,. ________ _ • De.clmator. _____ ___ , 
: Do 
(a) 
,-_ - - - ____ - JnteQlQlato[ __________ , 
· . 
· Lowpass H'---l~ 
Filter 
· . 
. ------------------------------~ 
(b) 
Figure 2.1: ~E data converters: (a) Analogue-to-digital; (b) Digital-to-
analogue. 
The ~E modulator is a non linear system. For more than two integrators 
in the loop, the stability becomes hard to analyze and has to be verified by 
numerical simulation. Design techniques for stable high order ~E modulators 
have been investigated (Chao et aI., 1990). The non linear behaviour in ~E 
modulators was studied in (Ardalan and Paulos, 1987) based on modelling 
the nonlinear quantiser with a linearized gain followed by an additive white 
noise source. 
Both ~E modulation and ~ modulation produce a set of pluses and 
belong to the pulse-code-modulation (PCM) technique (Cattermole, 1969). 
Although PCM had been investigated for over half a century, it has only 
gained popularity in the last 20 years. The bottleneck of the PCM technology 
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Figure 2.2: (a) 1l.L: modulation. (b) Equivalent system. 
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Figure 2.3: Ritchie's 1l.L: modulator structure Ritchie (1977). 
lies in a digital logic implementation (Waggener, 1995) for decoding the pulses 
into their corresponding multi-bit format. However, the fast development of 
advanced VLSI technology is destined to establish peM as the dominant 
technology in data conversion. 
2.4 Numerical issues 
In digital control systems implementation, it is an important issue to de-
termine the type of binary numeric representation for implementation of a 
digital controller. The numeric representation and the type of arithmetic 
used can have a profound influence on the behaviour and performance of the 
controller. 
Before the control engineers implement a control law, they need to choose 
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a fixed-point or a floating-point arithmetic for the representation of coeffi-
cients and state variables. The decision largely depends on the budget of 
the project and the size of the targeted controller. Most microcontrollers 
and some DSPs use the fixed-point arithmetic in which only a finite word 
length with a fixed scaling is available to represent the state variables and 
coefficients. It is always possible to introduce floating-point calculations, for 
example by means of a compiler, but each calculation will then take many 
processor cycles. For computational efficiency, state variables and coeffi-
cients must be scaled to fit the word length provided by the processor. The 
fixed point arithmetic is a low-cost solution for digital controller implemen-
tations compared to the floating-point arithmetic, and is widely applied in 
cost-sensitive applications (Berkeley Design Technology, Inc., 2000; Goodall, 
2001; Schlett, 1998). 
The fixed-point arithmetic represents the number in a fixed range with 
a finite number of bits (word width). Numbers outside the specified range 
can only be represented if they are scaled, in which case the scalings must be 
allowed in the computations. The floating-point arithmetic still provides a 
fixed word length, but expands the available range of values. It represents the 
number in two parts: a mantissa and an exponent. The mantissa value lies 
between -1.0 and 1.0, while exponent scales (in terms of powers of two) the 
mantissa value in order to create the actual value represented (Cumplido-
Parra, 2001). Note, however, that the mantissa and exponent will have a 
fixed word length. The floating-point arithmetic offers an ease-of-use advan-
tage due to the fact that it provides wider dynamic range and usually gives 
higher precision than fixed-point arithmetic does. The increase of dynamic 
range also allows a designer to ignore scaling problems because it reduces the 
probability of overflow. In contrast, with the fixed-point arithmetic, some-
times it is necessary to scale signals at various stages of the program to ensure 
adequate numeric performance. Unfortunately, the floating-point arithmetic 
is generally slower, more expensive and more difficult to implement in hard-
ware. The increased cost results from the more complex circuitry required. 
In addition, the larger word sizes of floating-point processors often means the 
memory and buses are wider, raising the overall system cost. 
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Thus, the choice of the fixed-point or floating-point arithmetic is deter-
mined by the system requirements in terms of dynamic range and precision 
as well as price and size. The dynamic range is the ratio, usually expressed 
in dB, between the largest and smallest numbers that can be represented. 
The precision of a digital system is dependent upon the word-length that the 
arithmetic uses. 
2.5 Digital devices 
To implement a digital controller, it is necessary to map the control law into 
some kind of architecture that will actually perform the task. There are 
many alternatives, it might be implemented in software on general-purpose 
processors, microcontrollers, digital signal processors or it might be imple-
mented in special-purpose processors. Control applications may also take 
advantage of entire platforms built around general-purpose processors like 
personal computers, workstations and stand-alone boards. 
2.5.1 General purpose processor 
General purpose processors are not a cost-effective solution in many applica-
tions, and often the performance requirements in terms of throughput, power 
consumption and size cannot be met (Berkeley Design Technology, Inc., 2000; 
Irwin, 1998). The reason for this is the mismatch between general-purpose 
processor architectures and most control algorithms that require a large num-
ber of repeated arithmetic operations of a relatively simple nature and a small 
number of input/output operations. 
General-purpose processors are designed to perform a multitude of func-
tions to support applications which rely almost entirely On manipulation of 
data; this involves storing, organizing, sorting and retrieving information. 
To perform those tasks, the processors provide a number of functions that 
allow wide-ranging mixtures of operations and control flow that can be data 
dependent, making large jumps from one area of the program memory to 
another. Thus, the ability to move data from one location to another and 
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testing for inequalities (A = E, A < E, etc.) becomes essential (Lapsley 
et aI., 1997). 
These processors were not originally designed for multiplication-intensive 
tasks, even some modern processors would require several instruction cycles 
to complete a multiplication because they do not have dedicated hardware 
for single-cycle multiplication, and as a consequence they are not well suited 
to perform control algorithms (Berkeley Design Technology, Inc., 2000). To 
solve this problem, high-end processors have been enhanced to increase the 
computation of arithmetic-intensive tasks. A common modification is the ad-
dition of SIMD-based instruction set extensions that take advantage of wide 
resources such as buses, registers and ALUs, which can be seen as multiple 
smaller resources. However, despite the high performance operation offered 
by these processors, they are not widely used in embedded applications due 
to their cost (Eyre and Bier, 1999). 
2.5.2 Microcontroller 
A microcontroller design is focused on integrating the peripherals needed 
to provide control within an embedded environment and a microprocessor 
core. Commonly, a microcontroller incorporates in a single chip at least the 
necessary components of a complete computer system: CPU, memory, clock 
oscillator and input/output ports, plus some additional elements such as 
timers, serial units, and analogue-to-digital/digital-to-analogue converters. 
These features allow them to be simply wired into a circuit with very little 
support requirements; usually, they only require power and clocking (Predko, 
1999; Cady, 1997). 
The primary role of micro controllers is to provide inexpensive, programmable 
logic control and interfacing to external devices. Thus, they are not expected 
to provide arithmetic-intensive functions. When included within complex 
systems applications, they are used to interpret input, communicate with 
other devices, and output data to a variety of different devices. Microcon-
trollers add a great deal of flexibility in the product development process 
as they can be used for a variety of applications. Another advantage is the 
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fact that microcontrollers are member of families that present many different 
combinations of hardware features, so the most suitable device for a specific 
application can be selected where possible. The programs to be executed 
are stored in the internal memory (ROM or RAM) to provide a single chip 
solution. 
2.5.3 Digital signal processor 
Digital signal processors (DSP) have been designed to overcome some of 
the limitations found in general-purpose processors. DSPs introduce some 
architectural features that accelerate the execution of repetitive multiply-
accumulate operations of digital control algorithms (Eyre and Bier, 1999). 
DSPs can be used for controlling external digital hardware as well as 
processing the input signals and formulating appropriate output signals. Al-
though most real-time digital control applications require a large amount of 
data calculations, the programs that implement them are normally very sim-
ple. As a result, these programs can be stored in internal memory to reduce 
the transfer time. The design process involves mainly coding the control al-
gorithm either using a high-level language or directly in assembly language. 
Then the source code is compiled into an object code that can be executed 
by the processor. 
This approach allows rapid prototyping, but unfortunately it is not always 
possible to meet the requirements of power consumption, size or cost. The 
main reason is that the standard DSP is designed to be flexible in order to 
support a wide range of digital signal processing algorithms that use only a 
few of instructions provided (Lapsley et aI., 1997). 
2.5.4 Special-purpose processor 
Special-purpose processors, with a particular combination of registers, logic 
elements and interconnections, open the possibility of achieving in one clock 
cycle what a traditional programmable processor requires tens or even hun-
dreds of clock cycle (Cumplido-Parra, 2001). The term special-purpose pro-
cessor has been used to define a wide range of degrees of dedication and 
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specialization. We can say that a special-purpose digital control processor 
is a dedicated hardware entity whose function is to perform a specific, well 
defined, set of digital control algorithms in real-time. Just as DSPs are more 
efficient and cost-effective than general-purpose processors to execute high-
speed arithmetic operations, special-purpose processors have the potential of 
overpower DSPs due to their specialized nature. As only the required func-
tions are placed in hardware, special-purpose processors can be less expensive 
than other processors, especially for high volume products. 
The possibility of integrating a whole control system into one chip has sev-
eral effects. It increases the processing capacity and simultaneously reduces 
the size of the system, power consumption, and pin restriction problems. 
Additionally, it improves system reliability and offers protection of intellec-
tual property. Of course, developing special-purpose architectures presents 
some drawbacks. Among them are the effort and expense associated with 
custom hardware development, especially for custom chip design. However, 
the problems associated with custom hardware can be partially solved us-
ing high-level hardware design languages such as VHDL and logic synthesis 
CAD suits allied to large low-cost reprogrammable FP GAs (Cumplido-Parra, 
2001). A major advantage of this approach is that the word length can be 
adjusted to the system's requirements. Thus the size of the architecture can 
be kept to a minimum. However, the performance improvements come with 
the cost of larger design effort. 
2.5.5 Other architectures 
Other architectures include general purpose parallel processors which are 
based on multi-processor or multi-computer systems (Wanhammer, 1999), 
fuzzy logic controllers which can be applied to systems with undefined bound-
aries that are difficult to represent using explicit difference or differential 
equations (Costa et aI., 1997) and combined approaches which look into the 
integration of the DSP functionality with the microcontroller to offer the 
benefits of both the architectures (Eyre and Bier, 1999). 
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2.6 I-bit processing 
The term of I-bit processing is originally from the audio industry. Typically, 
digital audio systems sample audio at 44,100 or 48,000 times every second 
(the audio frequency is normally 22kHz) (Robjohns, 1998), although there 
are many other 'standard' sample rates. The regularity and stability of the 
timing in the sampling process is absolutely crucial to the ultimate quality 
of the digital audio system - timing inaccuracies introduced here cannot 
be removed later, and will result in unstable stereo imaging and increased 
noise. The Nyquist theorem states that the sampling rate must be at least 
twice the highest audio frequency being sampled. Consequently, the highest 
audio frequency a digital system is required to encode must be specified, and 
nothing above this frequency can be allowed to enter the system. This is 
achieved with an anti-aliasing filter which would typically have a cutoff slope 
in the order of 200dB/octave. Early analogue filter designs were extremely 
expensive to manufacture, prone to drift, and tended to sound dreadful! 
Audio signals are currently processed using a multi-bit representation 
of the signal that is sampled at a rate just above the theoretical minimum 
(around 44kHz). This has the disadvantage of requiring both word and bit 
synchronization in order to transfer signals between processing modules. In 
addition the phase response of filters is significantly affected by the proximity 
of the Nyquist limit (Angus and Draper, 1998). 
The sampling process chops up the analogue audio signal ready for quan-
tization. However, the process is actually a form of modulation where the 
audio signal is modulated into the amplitudes of the .individual samples. 
Here, ~E modulator are used in the modulation process and the modulated 
signals are in a format of 1 or -1, which can be represented by one-bit reg-
isters in the digital systems. Any modulation process produces images of 
the original audio at the sum and difference frequencies - in this case be-
tween the audio signal and the sampling rate - and although these images 
are a side-effect of the process and serve no practical purpose, they do have 
significant implications. Recently, recording the one bit signal directly has 
been proposed as a possible alternative to a multi-recording format (Angus, 
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Figure 2.4: An m-order discrete il.E modulator. 
1994; Johns and Lewis, 1991). One of its advantages is that it removes the 
decimating or interpolating requirements at the analogue interface. It also 
allows a simpler system structure because the interconnections are naturally 
serial with no implied framing. Also, because the signal is heavily oversam-
pled, the system characteristics can approach those of high quality analogue 
processors in terms of phase response and distortion effects, while retaining 
the advantages of digital processing techniques. 
Now 1-bit processing has been widely investigated in the context of finite-
impulse-response (FIR) filters (Kershaw et al., 1996; Kershaw, 1996; Sum-
merfield et aI., 1994; Wong and Gray, 1990), infinite-impulse-response (HR) 
filters (Kershaw, 1996; Johns and Lewis, 1991, 1993), audio processing (An-
gus and Draper, 1998; Angus, 1998), digital communication (Stewart and 
Pfann, 1998) and control system processing (Wu and Goodall, 2003, 2004). 
A key technique in 1-bit processing is il.E modulation - an algorithm 
by which analogue and digital signals are coded in a low resolution and high 
sampling rate format. A simple implementation of an m-order continuous il.E 
modulator is illustrated in Fig. 1.4 that is due to Ritchie (1977) and described 
by Tewksbury and Hallock (1978). il.E modulators are used in analogue-to-
digital conversions and digital controllers, hence realized by analogue format 
and digital format. Many analogue realizations do use discrete time via 
switched capacitor or switched current circuit (Kershaw et aI., 1996). The 
z-domain is thus not only convenient, but often the most general framework 
for analysis. Fig. 2.4 illustrates a discrete format of an m-order continuous 
il.E modulator. Here the output of a il.E modulator is defined by either 1 or 
-1. 
The quantization of the il.E modulator introduces non-linearity into the 
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Figure 2.5: A second order one bit HR filter. 
system. Although exact methods exist for solving the non-linear differential 
equations implied by the quantiser, they are usually too complex to be of 
any real practical use. Instead, Atherton (1982) describes two approaches: 
linearisation and quasi-linearisation. The first involves exchanging the quan-
tiser for a constant linear gain, the second with a signal dependent gain. 
Kershaw (1996) describes a linear t.E modulator, where the quantiser is a 
gain element K and an input noise source. Johns and Lewis (1993) make an 
assumption that the t.E modulator of any order introduces a unit delay at 
ts> which is the sampling time, from input to output. 
The other important issue in 1-bit processing is to choose a suitable sys-
tem structure. Angus (1998) presented an expensive system to realize a 
second order filter (Fig. 2.5). In this structure, the audio filter feedback 
signal is multi-bit and results in multi-bit multiplications. Johns and Lewis 
(1993) designed a one bit recursive filter without multi-bit multipliers (Fig. 
2.6). This filter is based on the biquad structure with integrators rather than 
simple delays. They place a t.E modulator of arbitrary order after each in-
tegrator. Unfortunately the noise performance of this structure is poor. An 
improved version of this filter has been designed by Kershaw et al. (1996). 
This filter (Fig. 2.7) is also based on the biquad structure. It combines both 
the audio filter and t.E modulator using a series of integrators. In this struc-
ture, there also presents power of two coupling coefficients between the stages 
which has the effect of reducing the internal dynamic range. The value of Co 
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Figure 2.6: The Johns and Lewis one bit recursive filter with no multi-bit 
multipliers. 
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Figure 2.7: Modified biquad structure with integral power of two coefficients. 
is a power of 2, resulting in a shift operation other than a multiplication. No 
multipliers therefore are needed in this structure as well. 
2.7 Hardware and software co-design 
The hardware and software co-design is a major subject which has seen sub-
stantial research progress over the last ten years (Ernst, 1998; Ong et aI., 
1997; Shulz et aI., 1998). The need for hardware and software co-design 
techniques is being driven by numerous factors, including shrinking time-to-
market constraints, the migration of programmable software processors and 
hardware processors onto a single chip, and the increasing gap between sil-
icon capacity and designer productivity (IEEE Design & Test Roundtable, 
2000). 
Fig. 2.8 shows the co-design process which was described by Ernst (1998). 
The concurrent design starting with the informal requirements from the cus-
tomer or marketing analysis. These requirements are transformed to a formal 
22 
2.7. HARDWARE AND SOFTWARE CO-DESIGN 
System architecture 
Software Hardware 
Figure 2.8: The hardware and software co-design process. 
specification. System architects define a system architecture consisting of co-
operating system functions that form the basis of concurrent hardware and 
software design. Software developers need to develop application softwares, 
compilers, and even operating systems for real-time processing. In hardware 
design, hardware architectures must be considered to run the system opti-
mally. A well-defined hardware architecture must be verified with software 
execution running on it, resulting in hardware and software co-simulation. 
Thereafter this hardware architecture can be synthesized and put into phys-
ical place & route and floor plan. Interface design requires the participation 
of both hardware and software engineers to develop software drivers and 
synthesize the hardware interface. Finally, the hardware and software are 
integrated and tested. In the hardware and software co-design, reusing com-
ponents taken from previous designs or acquired from outside is also necessary 
in order to improve productivity and reduce design risk. 
There are also many research works regarding the automatic hardware-
software configuration. Mooney III and Blough (2002) developed a real-
time operating system (RTOS) framework for the hardware and software co-
23 
~I 
-------------------------------------~--
2.8. SUMMARY 
design. The so called /j framework helps the designers simultaneously build 
a system-on-chip (SoC) or platform-ASIC architecture and a customized 
hardware-software RTOS. Slomka et al. (2000) described many tools for the 
analysis, synthesis, and rapid prototyping of the hardware and software co-
design. These tools include the specification language SDL and SDL', the 
message sequence chart (MSC) and the performance message sequence chart 
(PMSC). A synthesis tool called codesign generator (CoGen) is used to trans-
late the behavior of the SDL' processes into conventional implementation 
languages such as VHDL for the hardware and C for the software modules. 
2.8 Summary 
Many references that relate to the research are reviewed in this chapter. 
Although there are many control design methods, this thesis is not concerned 
with the design of any control law because I-bit processing is an approach 
to implement control laws. I-bit processing is a kind of digital control, but 
the design method is different with utilizing more simple analogue IOs and 
more effective controller structures. The conventional sampling criterion is 
not applicable in I-bit processing, meaning a new sampling criterion must be 
considered in this thesis. There are a lot of digital devices which are suitable 
for implementing control laws, but they don't lead to an effective solution 
for I-bit processing. New hardware architectures therefore are required. 
It is generally recognized that different co-design approaches are used in 
different industry applications. The hardware and software co-design in fact 
is a way of thinking analogous with the mechatronic approach which is driv-
ing the system design in control engineering. As such it is implicit in our 
research as we will intrinsically address the specification and partitioning 
aspects in order to create a generic architectural framework for I-bit pro-
cessing, these being essential features of how people define co-design. The 
established principles of hardware and software co-design therefore will nat-
urally be incorporated into the research. 
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One-bit Data Conversion 
There are many types of data converter (Clayton, 1982; Daugherty, 1994) 
among which the PWM converter, improved PWM converter and t.E con-
verter attract special interest. These data converters encode an analogue 
signal into a series of binary pulses, then decode the pulses into the cor-
responding multi-bit digital signal. Since the binary pulses are already in 
digital format, in practice a microcontroller is placed after the encoder and 
functions as a decoder. Either digital control or digital signal processing 
conventionally works on the multi-bit digital signal, but as it is explained in 
the previous chapters, we are interested in control system processing on the 
binary pulses directly without decoding. 
3.1 Digital modulation 
3.1.1 b. modulation 
t.. modulation is the other name of pulse-width-modulation which can be 
traced back to as early as 1940s when it was first developed for voice tele-
phony applications (de Jager, 1952). A t. modulation encoder is shown in 
Fig. 3.1. It is known as a single integration modulator because there is only 
one integrator in the feedback loop. 
The t.. modulator encodes the differences in the signal amplitude instead 
of the signal amplitude itself: The input signal is compared to the integrated 
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Figure 3.1: 6 modulation, fs is the sampling frequency. 
output pulses and the difference (6) is applied to the quantizer which gen-
erates a positive pulse when the difference signal is negative, and a negative 
pulse when the difference signal is positive. This difference signal moves 
the integrator step by step closer to the present value input, tracking the 
derivative of the input signal. 
The conventional PWM converter uses a fixed-frequency square-wave sig-
nal with a variable duty cycle which can be averaged by a low-pass filter. As-
suming that the binary pulse goes from 0 to Vrel which is a reference voltage, 
the corresponding multi-bit digital format it of the input u is determined by 
the following equation: 
it = v"el x P (3.1) 
where p is the duty cycle. 
This conventional PWM technique can take more time than desired (Daugh-
erty, 1994). Instead of relying on a single, long period with a duty cycle, the 
improved PWM technique works by averaging several short pulses of equal 
duration over a fixed time. The corresponding multi-bit digital format it of 
the input u therefore is determined by 
'v. L:~ Yh U = rei X IV (3.2) 
where Yh is the pulse with high state and L:~ Yh is the Sum of high pulses 
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Figure 3.2: Simulation of ~ modulation with 128kllz. 
within N pulses which is the sum of both high and low pulses. The total 
conversion time te thercfore is given by 
(3.3) 
in order to track the input signal perfectly, where In is the word length and 
t,. is the duration of a sillgle pulse. 
A 1..5kll z sinusoidal input signal with maximum amplitude 1 is considered 
as an example. ~ is chosen to be 0.125. To achieve a resolution equivalent 
to 4 bit with 4k ll z sampling rate, a sampling rate of 128klJz is nel'(led. Fig. 
3.2 shows the simulation results with a sampling frequency of 128kllz and 
the output of the integrator can track the input signal with a phase lag that 
is less than 1° .. Fig. 3.3, however, shows the simulation results with half the 
requested sampling frequency and the output of the integrator introduces a 
phase lag more than 5°. resulting in a low-precision resolution. 
If the size of ~ is too low or the sampling rate too slow. a slope overload 
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Figure 3.3: Simulation of 6. modulation with 64kHz. 
oeellTs (Steele, 1975). In Fig. 3.4. 6. is chosen to be half the previous rate. 
With the same sampling rate as the previous example, slope overload is 
inevitable because the integral of 6. is insufficient to track the changes. 
3 .1.2 boB modulation 
6.E modulation was developed in 1960s based On the ~ modulation. It 
encodes the difference (6.) between the clITrent signal and the sum (E) of 
the previous difference .. Just as 6. modulation is well known as pulse-width-
modulation, 6.E modulation is abo known as pulse-density-modulation (PDM) 
because it quantizes the signal directly, rather thml the signal's derivative as 
in ~ modulation. Thus the maximlUn quantizer r>U1ge is determined by the 
maximum signal amplitude. 
The quantization level can be defined as the discrete value assigned to a 
particular subrange of the analog signal being quantized. rt works similm·ly 
to the improved P\Vl\·1 converter to achieve a high resolution. a high 
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Pigure 3.4: Simulation of 6 modulation with 6·lk ll z ami 6 is 0.0625. 
sampling rate is required. Technically. it is ther"fore called oversampling 6E 
mochIiation. [f the frequency of int"rest is from 0 to fo, the oversampling 
ratio, aSR, is defined to be the ratio of the sampling frequency I, to the 
Nyquist frequency 2/0. 
aSR=~ 
2/0 
(3.4) 
For decoding, decimation is required. From Pig. 3.5, the corresponding multi-
bit digital format u of the input u is detemlined by the following "quation: 
(3.5) 
wll"re .f" is the integrator's output and Y(1' n ) is the output of the I -bit 
quantiser. If .rn is positive or 0, y(.rn ) is + 6. If .r" is negative, then y(.rn) is 
~. From t he above equation. two conclnsions can be drawn: 
• The maximum value after decoding is + 6 , and the minimnm is ~ . 
Therefore. the input should he limited between ~ and + !l.. [f the 
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input exceeds this limit, scaling has to be applied . 
• The oversampling ratio, OSR, has to be large in order to obtain a high 
precision fr, requiring a very fast sampling rate. 
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Figure 3.5: Cl.L: modulation. 
3.1.3 Conclusion 
Both Cl. modulation and Cl.L: modulation encode an input signal into binary 
pulses which can be represented by l-bit format in digital logic, being l-bit 
signals. These l-bit signals contain all the useful information of the input 
and can be recovered by a decoder. In practice, either the Cl. modulator or 
the Cl.L: modulator itself acts as an analogue to digital converter, having an 
analogue input signal and a binary output signal. 
The difference is that the Cl. modulator encodes the signal's derivative 
rather than its amplitude. The exact relationship between the analogue input 
and the binary output is such that each binary pulse is directly proportional 
to 'the instantaneous slope of the input signal. If the slope of the input signal 
is positive then there are more positive pulses than negative ones, and vice 
versa. However, from Eq. 3.5, it is obvious that fr is an average value of 
y(xnl over OSR samples. The relationship between the analogue input and 
the binary output is such that each binary pulse represents the corresponding 
amplitude on the original input with an error. 
Because control laws are designed given a signal's amplitude, it is defi-
nitely not apropriate to work on the Cl. modulated binary pulses. Although 
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it is possible to place a decoder after the b. modulator, it becomes 'conven-
tional' again and tbis is not the objective of this thesis. As a result, it is 
only possible to consider control system processing on b.2: modulated I-bit 
signals. 
3.2 Wavelet analysis 
The binary output of the b.2: modulator contains all the useful information of 
the input, but this information is obscured by quantisation noise. To explain 
this phenomenon in detail, wavelet de-noising rather than Fourier analysis 
is applied here. The Fourier analysis breaks down a signal into constituent 
sinusoids of different frequencies. However it has a serious drawback that 
time information is lost after transforming to the frequency domain. If the 
signal properties do not change much over time this drawback is not very 
important, which is not the case of the I-bit signals. For I-bit processing 
it is necessary to recover the useful information from the I-bit signals and 
Fourier analysis is not suited to detecting them. The wavelet filter is able to 
divide a signal into several parts in different frequency domains. Therefore 
it is possible to separate the useful information of the I-bit signals from the 
quantisation noise. 
Let (ifI j,k)j,k E K be an orthogonal basis of wavelets on the interval I = 
[a, b] as described by eohen et al. (1993), so that any signal U E £2(1) can 
be written as the sum of a series 
where 
U = ~ < u, iflj,k > iflj,k 
j,kEK 
< u, iflj,k >= 1 U(X)iflj,k(X)dx 
Let the hard thresholding operator r be defined as: 
r(x) = { ~ 
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(3.7) 
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In the case of soft thresholding, the operator T is 
T(X} = { XSg~(x}).. iflxl 2:: ).. 
iflxl <).. 
The de-noised signal using wavelet thresholding is simply 
Uo = L T« U, Wj,k >}Wj,k 
j,kEK 
Hence, the noisy signal can be written 
U=u+ LWi 
(3.9) 
(3.10) 
(3.11) 
where u is the noiseless signal to be estimated, Wi is the additive Gaussian 
white noise of standard deviation (Ji, and i is the number of de-noising steps. 
The threshold)" is set to (JiV21ogM and M is the number of samples of the 
digital signal. In this case the estimator is the best in the min-max sense as 
M tends to infinity (Donoho and Johnstone, 1994). 
Is 
_u=---...-<x 
Figure 3.6: Second order b.E modulator 
Fig. 3.6 shows a second order b.E modulator, and Fig. 3.7 illustrates a sine 
wave with a frequency of 1Hz. The sampling frequency of the b.E modulator 
is 100Hz. Hence, a time-series data is obtained after 10 seconds' simulation, 
obtaining 1000 I-bit samples of the input sine wave. Fig. 3.8 shows the results 
after 4-step wavelet de-noising. r is the resulting I-bit signal; a4 is the de-
noised signal; dl to d4 are high-frequency quantization noises at different 
steps. There is a phase delay in the de-noised signal because the wavelet 
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Figure 3.8: Results of wavelet de-noising 
Definitely, I-bit signal is a rough representation of the input, and it can 
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Figure 3.9: First order linear DoE modulator. 
be represented as: 
r=a4+d4+d3+d2+dl (3.12) 
As the I-bit quantizer is a nonlinear component, This equation indicates 
that the DoE modulator can be linearized by an additive quantization error, 
making it easier to design and analyse I-bit systems. 
3.3 Quantization noise 
3.3.1 Noise shaping 
The DoE modulation also adds noise-shaping benefits. Fig. 3.5 shows a first 
order (single integration) DoE modulation encoder. An integrator is placed 
in the main loop before the quantizer. Its linearized model is shown in Fig. 
3.9. 
The input to the quantizer is the integral of the difference between the 
input and the quantized output. The difference between the input signal 
and the output signal approaches zero. Hence the average value of the bi-
nary pulses tracks the input. The relationship between the input U, the 
quantization noise e and the output Y can be described by 
1 8 
Y=--U+--e 
8+1 8+1 
(3.13) 
This equation contains a signal transfer function (STF) and a noise transfer 
function (NTF). The STF is a low-pass filter and the NTF is a high-pass 
filter. The integrator therefore forms a low-pass filter on the difference signal, 
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Figme 3.10: Sampled ':\E modulation signal with a sampling rate of 64kHz 
providing low frequency feedback around the quantizer. This feedback results 
in a reduction of quantization noise at low (in-band) frequencies. The noise, 
however , is shaped by a high-pass filter, shaping the noise out of the low 
frequency area. Ilence ~E modulation is also known as a noise-shaping 
filter. In practice, the in-band noise floor level is not satisfactory with fiTHt-
order ':\E modulation (Norsworthy et al.. 1997) . Fmther noise shaping must 
be achieved with higher-order (multiple integration) ':\E modulation coders. 
The same input signal as in the ~ modulation examples with amplitude 
0.9 is taken. Fig. 3.10 shows the.:\E modulated signal with a sampling rate 
of 6~kllz , and Fig. 3.11 shows its spectmm. 
When the sampling rate is increased to 128kHz, the ':\E modulated signal 
is shown in Fig. 3.12. and its spectmm is shown in Fig. 3.13. 
Both the previous spectra imply that the ':\E modulation decoder is a 
low-pass filt er. They explain how the noise floor decreases 1\8 the sampling 
frequency increases . [n Fig. 3.11 the minimum noise floor is at frequencies 
near 5kllz. and in Fig. 3.13 it is near lDkllz. Definite ly with the sampling 
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36 
3.3. QUANTIZATION NOISE 
.O.-----.-----.-----.-----.------r-----r------, 
40 
·10 
·20L-____ ~ ____ ~ ____ ~ ____ ~ ____ ~ ____ ~ ____ __' 
o 2 • • 
Fllqueney I H1 
10 12 ,. 
• 
x 10 
Figure 3.13: Spectrum of previous signal with a sampling rate of 128kHz 
frequency increasing, the noise floor is pushed fnrther away from the band 
of interest. This suggests that with higher-order noise-shaping and adequate 
sampling rate it is possible to process control laws directly on the I-bit signals. 
3.3.2 Noise in first order ~r; modulation 
To analyze the quantization noise, the linear model of Fig. 3.9 is revised to 
a discrete model as shown in Fig. 3.14. The transfer function therefore is 
1 z - 1 y= -U + --p 
z z 
(3.14) 
Assuming that the quantization error has equal probability of lying any-
where in the range ±fI, its mean square value is given by 
(3.15 ) 
where G . is the rms quantization error. When the sampling frequency is I., 
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Figure 3.14: First order discrete ~~ modulator. 
all of the quantized signal power folds into the frequency band 0 ::; 1 < 18/2. 
Assuming that the quantization noise is white, its spectral density is obtained 
by 
(3.16) 
Given Eq. 3.14 and Eq. 3.16, the spectral of the quantization noise of 
the first order ~~ modulator is given by 
NU) = EU)l z -1 1 
Z 
(3.17) 
As z = eiwT , where w = 21[1, the above equation is simplified by 
(3.18) 
Hence the noise power within the signal band is 
(3.19) 
When the sampling frequency is much higher than the signal band, the total 
noise power is approximated by 
(3.20) 
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and its rms value is 
0' "" 0' ~(2fo)3/2 = 0' ~(OSR)-3/2 
n e v'3 f, e v'3 (3.21) 
This shows that the noise is reduced 9dB by doubling the oversampling ratio, 
which again suggests that the quantization noise can be reduced and a signal-
to-noise ratio (SNR) that is required for a dynamic system can be achieved, 
making I-bit processing practical for real-time control. 
3.3.3 Noise in high-order ~~ modulation 
To achieve an acceptable quantization noise in the first order ~E modulator, 
the sampling frequency has to be very high. Extremely high sampling fre-
quency, however, is not expected in digital control because it results in very 
small coefficients which require long word length. To reduce the sampling 
frequency and maintain the quantization noise within the acceptable range, 
high-order ~E modulation has to be considered. 
A linear high order ~E modulator with the additive quantization noise 
is shown in Fig. 3.15. Consider a second order one, its transfer function is 
given by 
y = ~U + (z - 1)2 e 
z Z2 
(3.22) 
Hence the noise spectrum is 
N(f) = E(f)I(l - e-jwT )21 = 40'eV2TSin2(W:) (3.23) 
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and the rms noise in the signal band is approximated by 
(3.24) 
A general rms noise for the high order b.E modulator is given by 
a = a 7J'm OSR-(2m+l)/2 
n e J2m+ 1 (3.25) 
where m is the order of the modulator. The rms noise therefore is reduced 
3{2m + 1) dB by doubling the oversampling ratio. 
Utilizing a high order b.E modulator can achieve a good noise perfor-
mance, but it is also expensive to implement it with too many integrators 
in circuit. In practice the fourth order b.E modulator is a most common 
application in data conversion. But the second order b.E modulator such as 
the ADS1201 from Burr-brown Corp. (1997) is also common. Most of the 
work therefore is based on the second order b.E modulator in order to re-
duce the circuit complexity. From Eq. 3.24, doubling the oversampling ratio 
reduces the rms noise by 15dB, resulting in a high dynamic range for signal 
processing. 
3.3.4 Stability issue 
To analyze the stability of the second order b.E modulator, a gain is put 
into the main loop of the linear model as shown in Fig. 3.16. The transfer 
function therefore is 
y = k U + (z - 1)2 
z+{k-l) z2+{k-l)z (3.26) 
The Routh-Hurwitz criterion is used to analyze the stability. As this 
technique is not applicable in the z-domain, it has to be transformed into 
the imaginary axis of the w-plane using 
w+l Z=--
w-l (3.27) 
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Figure 3.16: Second order linear .6.E modulator with a gain k. 
Hence the roots for the characteristic equation of the STF are calculated by 
w + 1 + (k _ 1) = 0 
w-1 
and the roots for the characteristic equation of the NTF are 
t+ 1)2+(k_1t+ 1 =0 
w-1 w-1 
Hence, 
k E (0,2) 
(3.28) 
(3.29) 
(3.30) 
to maintain the modulator stable. In most applications, k usually is 1, and 
the stability of the second order .6.E modulator is guaranteed. 
3.4 Realizing the .6.E modulator 
A .6.E modulator is easy to implement in digital format, but the realization 
of such a digital modulator depends on the digital circuit design of one-
bit processing and it will be explained in the following chapters. For the 
.6.E modulator that is used in analogue-to-digital conversion, however, there 
are two approaches to implement: switched-capacitor circuits and active-RC 
circuits, between which a design needs to be chosen at the first stage. 
In general, most .6.E modulators use switched-capacitor (SC) circuits for 
integrated circuit implementations (Candy, 1992). Fig. 3.17 shows a simple 
SC circuit of the first order .6.E modulator. This circuit uses a two-phase 
clock - 4>1 and 4>2 - to realize the time delay. There is half a clock cycle 
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difference between <p} and <P2. 
At the first clock cycle, the switches associated with <p} are connected and 
the other switches are disconnected. The voltages over the capacitors C} and 
C2 therefore are obtained by: 
<p} : Vc, ((n - l)T) = V;n((n - l)T) 
Vc,((n - l)T) = Vou,((n - l)T) (3.31) 
where T is the sampling period. On the phase <P2, the switches associated 
with <P2 are connected and the other switches are disconnected. The output 
voltage is obtained by 
(3.32) 
When it goes to the second clock cycle, because the switches associated 
with <P2 are disconnected on <p}, the output voltage will not change the value, 
being 
Vou,(nT) = Vou,((n - ~)T) 
(3.33) 
= §;-V;n((n - l)T) + Vou,((n - l)T) 
This equation can be written as a z-transfer function, describing the rela-
tionship between the input V;n and the output Vou,: 
(3.34) 
which is an integrator if Cl and C2 have the same value. 
For the process of ~E modulation, the input is sampled and the quantizer 
gives the output on <PI' The quantizer gives either a high or a low voltage, 
which is latched. The latch therefore gives '1' for a high voltage and '0' for a 
low voltage. When it is a high state, the capacitor Cf is charged by Cfv,.ef. 
Whereas a low state results in a charge of -Cf v,.ef' On <P2, the input is 
compared to the voltage in Cf. The SC-based design is therefore a natural 
description in discrete-time and compatible with VLSI CMOS process. 
The other approach is to use a conventional active-RC design as shown in 
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Figure 3.17: The first order ~E modulator based on SC circuit. 
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Figure 3.18: The first order ~E modulator based on RC circuit. 
Fig. 3.18. The output of the quantizer is latched on every clock cycle. The 
latch gives '1' or '0', used to decide a reference voltage. The reference voltage 
is applied to a resistor which is connected to the integrator summing point. 
This voltage is continuously applied to the integrator during the entire clock 
period. The RC-based design is a description in continuous-time. It is used 
in most system-level or hybrid implementations (Benabes et aI., 2000; Huang 
and Cheng, 2000). 
3.5 Summary 
There are two types of I-bit data conversion, but ~ modulation is not prac-
tical because it gives a representation of the signal's slope tather than its 
amplitude. ~E modulation therefore is the only choice for I-bit processing. 
The ~E modulator is a nonlinear system. Its nonlinear behavior can be 
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modelled by an additive quantization noise. A control system performance 
is affected by this quantization noise, and so it is required that the noise 
spectrum in the signal band is as little as possible. Fortunately, the toE 
modulator acts as a noise shaping filter, the rms noise being weakened in the 
low frequency range. It shows that the rms noise falls when the oversampling 
ratio increases. The number of integrators in the loop also decides the ability 
of noise shaping, but it is the second order toE modulator that is widely 
used in many applications because more than two integrators in the loop are 
expensive to realize in circuit. The noise in the second order toE modulator 
can be further reduced by placing a small gain in the loop. 
The toE modulator is used in one-bit processing for two purposes -
analogue-to-one-bit conversion and multi-bit-to-one-bit conversion. Both 
conversions will be achieved by a second order toE modulator. There are 
two approaches, SC-based and RC-based design, to realize a toE modulator 
in hardware. The choice depends on whether the application needs an inte-
grated circuit implementation or a system-level implementation. In one-bit 
processing, however, it doesn't require a real toE modulator at the current 
stage. In stead, a program that simulates the behaviour of a second order 
toE modulator will be used in order to verify the design of one-bit processing. 
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One-bit Processing 
4.1 One-bit processing 
One-bit processing is a new concept in digital control, its definition being 
'One-bit processing encodes signals into binary pulses and represents these 
pulses with l-bit -registers in hardware; then it works on these l-bit data di-
rectly to produce desired actuation in real-time.' Further more the actuation 
signals can be encoded into binary pulses again to drive physical systems. 
Although this conversion is not necessary, it is found to be an effective ap-
proach to implement I-bit processing in hardware. Hence this approach is 
taken in the thesis. The complete definition therefore is 'One-bit processing 
encodes signals into binary pulses and represents these pulses with l-bit regis-
ters in hardware; then it works on these l-bit data directly to produce desired 
actuation in real-time; finally it encodes the actuation into binary pulses to 
drive physical systems'. 
One-bit processing is compared to the conventional digital control system 
in Fig. 4.1. The major difference is that I-bit processing utilizes a simple 
boE modulator to convert analogue to digital signals in I-bit format other 
than a multi-bit AID converter in the conventional digital control system. 
The conventional digital control system uses a D I A converter to convert 
the actuation signal into analogue, being able to drive the physical system. 
Sometimes, it also uses PWM logic to convert the actuation signal into a 
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Figure 4.1: (a) Conventional control system. (b) One-bit processing. 
series of pulses which can drive the physical system more efficiently (Gitau, 
1994; Holmes and Lipo, 2002; Wu, 1997). In one-bit processing, however, 
a digital ~E modulator is used to encode the actuation into binary pulses 
before the actuation signal acts on the physical system. This approach works 
similarly to PWM, but here it should be called pulse-density-modulation 
(PDM) more properly due to the characteristic of the ~E modulation. 
One issue common to both of the control systems is that the control 
law can be designed using the same approaches, i.e. either the classic con-
trol theory or the modern control theory. As it is discussed before, one-bit 
processing is a way to implement rather than to design control laws. The 
particular interests therefore are shown on the controller formulation and 
sampling criterion in one-bit processing. 
4.2 Discrete transforms 
Scavone (2004) provides many approaches to represent a continuous system 
in discrete-time, including the backward finite difference approximation, the 
centered finite difference approximation, the Adams-Moulton method, the 
weighted sample method, the Runge-Kutta method, the Euler method and 
etc. 
However, the classical methods for analyzing and designing control sys-
tems are characterized by the transform techniques and transfer functions, 
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whereas modern control theory is characterized by state variables and state-
space equations. The Laplace transform is a basic tool in the analysis and 
design of continuous control systems, but the analysis of digital control sys-
tems relies on discrete transform techniques, including the well-known z-
transform and the o-transform (Forsythe and Goodall, 1991; Goodwin et aI., 
2001; Middleton and Goodwin, 1990). The z-transform is associated with the 
shift operator q and the complex variable z. The o-transform is associated 
with the o-operator and the complex variable "'(. In many practical applica-
tions, however, the shift operator q is replaced by the z-transform variable 
z in going from the difference equation form to the z-domain form of the 
equation. The symbols 'q' and 'z' therefore are often used interchangeably 
(Middleton and Goodwin, 1990). Similarly, the symbols ''''(' and '0' are used 
interchangeably in the o-transform. 
4.2.1 The z-transform 
The z-transform is widely used in digital control. Sometimes it is also called 
the sampled Laplace transform because its idea was derived from the Laplace 
transform. The z transfer function can be obtained through a transformation 
from the Laplace transform variable s to the z-transform variable z. There 
are many methods to achieve this transformation. An obvious choice is 
1 
s = Tlnz (4.1) 
where T is the sampling interval. 
Assuming that f(t) is a continuous function. F'(s) is the Laplace trans-
form of the sampled f(t), being 
00 
F'(s) = L f(kT)e- kTs (4.2) 
k=O 
F(z) is defined as the z-transform of f(t). F(z) can be obtained by 
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replacing eT. in Eq. 4.2 by z: 
00 
F(z) = L f(kT)z-k (4.3) 
k=O 
This equation represents a simple sequential nature of the sampled signals. 
The other well established technique is the bilinear transform, in which 
the transformation from s to z can be accomplished by 
2z-1 
s=---
Tz+1 (4.4) 
Other techniques include the Schneider transform (Schneider et aI., 1991) 
which provides more accurate, higher-order representations. However, when 
sampling rates are relatively high the bilinear transform (which is also the 
second order Schneider transform) is very accurate and commonly used by 
control engineers. Hence the bilinear transform will be used throughout this 
thesis. 
Consider a Laplace transfer function 
1 
H (s) = -a-, s"2-+'---a2-s-+"'-:-1 (4.5) 
where a, and a2 are the coefficients. Using the bilinear transform and a little 
algebraic manipulation, it is possible to derive a z-transfer function 
where 
H(z) = Co z2+2z+ 1 
z2+d,z+d2 
Co = T' r2+2a2T+4al' 
d, = 2T2-Bal r2+2a2T+4al' and 
d2 = T' 2a2T+4aj yi+2a2T +4a1 
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From the implementation viewpoint, the z operator is defined by 
zx(k) = x(k + 1) (forward) 
z-Ix(k) = x(k - 1) (backward) (4.7) 
The shift operator is widely used to describe discrete time systems, but 
its disadvantage is that it does not resemble the continuous time operator 
d/dt at all. 
4.2.2 The 8-transform 
The continuous time operator d/ dt is defined by 
d = x(k+I)-x(k) (ltx T 
x(k)-x(k-I) 
T 
(forward) 
(backward) 
(4.8) 
Here T is a small time difference. Eq. 4.8 is also known as the forward finite 
difference approximation and the backward finite difference approximation. 
This approximation becomes more precise when T approaches to o. A better 
correspondence therefore is obtained between the continuous and discrete 
time if a a-operator is used, which is more like a derivative. 
Given by Eq. 4.7, Eq. 4.8 can be re-organized by 
l-Z-l 
= -T-x 
(forward) 
(backward) 
(4.9) 
Middleton and Goodwin (1990) defines the a-operator as the following for-
ward difference: 
z-l 
a=--T 
(4.10) 
Because T is just a scaling factor in the control loop, which only changes 
coefficients' values, Forsythe and Goodall (1991) offers the definition: 
a=z-l (4.11) 
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The a-operator shows that there is a unification between the discrete and 
continuous time. 
The a-transfer function can be obtained through a transformation from 
the Laplace transform variable s to the a-transform variable a. Two ap-
proaches are available to achieve this transformation. One is to transform 
the Laplace transfer function to the z-transfer function first, using any trans-
form technique. Then the a-transfer function can be obtained by replacing 
z with a + 1. Consider the Laplace transfer function in Eq. 4.5, and Eq. 4.6 
is its z-transfer function. The a-transfer function is obtained by 
(4.12) 
where 
PI = dl + 2 
4T2+4aT and 
r2+2aT+4b' 
P2 = dl + d2 + 1 
4"" = T2+2aT+4b 
The other approach is that the a-transfer function can be derived directly 
by the Laplace transfer function. Because the continuous time operator d/ dt 
resembles the Laplace operator s, from Eq. 4.9 and Eq. 4.11, the a-operator 
can be defined by 
a = sT (4.13) 
The a-transfer function therefore can be obtained by replacing s with ~. 
Hence the a-transfer function of Eq. 4.5 is 
(4.14) 
where 
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4.2.3 o-operator vs. z-operator 
The choice of the z-operator is natural for many control engineers. The 
design and analysis techniques are well established in the z-domain, but 
as Goodall (1990); Liu (1971) pointed out it has a lot of problems with 
very high sampling frequencies. For example, Eq. 4.6 gives two poles near 
z = 1 when T is very small, dl and d2 tending to -2 and 1 respectively. 
It is well known that the poles near/on the unit circle are crucial to the 
system stability, resulting in the high coefficient sensitivity. However, in the 
a-transfer function the coefficients (PI and 112) tend to 0 when T becomes 
small, resulting in the low coefficient sensitivity. 
Using the a-operator shows great advantages over the z-operator in terms 
of controller implementation. With the z-transfer function, the high sampling 
frequency results in a very long word-length to represent the coefficients and 
the state variables because the differences between successive values of the 
input and output become increasingly small. Because of the low coefficient 
sensitivity in the a-transfer function, however, the accuracy of the coefficients 
simply needs to have the same accuracy as is required for the overall system 
performance (typically 5% for control) (Forsythe and Goodall, 1991). 
High sampling frequencies are unavoidable in one-bit processing, making 
it necessary to choose the a-operator to implement control laws. The z-
transfer function, however, is still useful for the system being analyzed in z-
domain because the relationship between the a-operator and the z-operator 
is a simple linear function, and thus the a-operator has the same flexibility 
in the modelling of discrete time systems as the z-operator. 
4.3 The state-space approach 
4.3.1 State-space equations 
Digital control is an approach to realize a control system in real-life. The 
modern approach, which utilizes the state-space equations to represent the 
control system (Hu, 1994; Nise, 1995; Vaccaro, 1995), is therefore a more 
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convenient way of describing the control system than the traditional ap-
proach. The state-space equations provide not only the relationship between 
the input and the output but also state variables. The state variables are 
information that describes the internal mechanism of the control system, and 
the state-space equations describe how the state variables are related to each 
other and to the input. 
The state-space equations have two forms: continuous and discrete. The 
continuous state-space equations are obtained by 
x = Ax+Bu 
Y = Cx+Du 
(4.15) 
for a multi-in-and-multi-out control system, where x is a n-dimension state 
vector, u is a p x I-dimension input vector, y is a q x I-dimension output 
vector, A is a n x n matrix, B is a n x p matrix, C is a q x n matrix and D is 
a q x p matrix. A, B, C and D are real coefficients, describing the dynamic 
characteristic of the controller. 
The state-space equations offer a number of advantages (Santina et aI., 
1994), but they are more straightforward and powerful from the implemen-
tation viewpoint in digital control. The discrete state-space equations are 
described by 
Xk+l = AXk + BUk 
Yk = CXk + DUk 
(4.16) 
where k represents the kth sample. It is obvious that this form is easy to 
implement by writing a program with the calculations starting from a set of 
initial states (normally 0). 
The choice of the states is not unique. The number of states are also 
variable. The importance is that any form of the state space equations, by 
defining a new set of states, can generate the same response. This flexi-
bility can be exploited to optimize the numerical performance for real-time 
calculations. 
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4.3.2 Controller structures 
The transfer function, either z or cS, can be illustrated by a particular struc-
ture, which is easily to be written in the state space equations. A controller 
structure is called the z-form if it uses the z operator and the cS-form if it 
uses the cS-operator. 
Consider Eq. 4.6, it can be implemented in a canonic z-form as shown in 
Fig. 4.2. The discrete state space equations are: 
(4.17) 
where Xo, x, and X2 are state variables. From Eq. 4.17, one of states Xo is 
expanded: 
xo(k) = u(k) - d,x,(k) - d2X2(k) 
u(k) - d,xo(k - 1) - d2Xo(k - 2) (4.18) 
It shows that the difference between the successive values of Xo is very small 
when the sampling frequency is relatively high compared to the controller 
bandwidth. The coefficients d, and d2 are determined in order that the 
suitable proportions of the small differences are combined to give the required 
output y (Goodall, 1990). Any small change of d, and d2 will result in a much 
larger change in the output y, and this becomes increasingly a problem as 
the order of the system increases. Thus, the z-form is not well suited for 
real-time control. 
Like the state-space equations, the z-form for a control system is also not 
unique. Fig. 4.3 is another z-form of Eq. 4.6 and its state space equations 
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r-----------------~1 
r--------c~ 2)-~ 
'----{d2~----_--' 
Figure 4.2: The canonic z-form. 
are: 
(4.19) 
where 
PI = dl , 
P2 = !h. d, ' 
qo = Co, 
ql = ~ and d, ' 
92 = £!l. d, 
Eq. 4.17 and Eq. 4.19 together with Fig. 4.2 and Fig. 4.3 provide exactly 
the same relationship between the output y and the input u, although the set 
of the controller states and the coefficients are quite different in each case. 
Essentially the choice of controller structure (either the z or 0-form) depends 
on what to achieve, for example to minimise the number of instructions that 
are needed for control calculations in Jones et al. (1998); Cumplido-Parra 
(2001). 
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,------------------------------.{.o 
Figure 4.3: The modified canonic z-form. 
4.4 The 8-form in I-bit processing 
4.4.1 The o-form 
The general description of Eq. 4.16 can implement any formulation with the 
particular set of coefficients, resulting in an identifiable structure. However, 
it is not always correct for any controller structure. Consider for example a 
generalized single-input single-output controller of second order. Its transfer 
function can be represented by 
( 4.20) 
Fig. 4.4 shows two controller structures, both using the canonic a-form. 
(a) is a conventional canonic 8-form (Cumplido-Parra, 2001). The corre-
sponding state space equations for this form are 
[ 
1 -1 qo 
xk+l = 
( 4.21) 
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where 
Po = no, 
PI = ni, 
P2 = n2, 
qo = ml, and 
ql = m2 
(b) is a modified canonic "-form. Its corresponding state space equations 
for next-state calculations are 
[ 0
1 
xk+l = 
(4.22) 
= [0 l]xk 
where 
Obviously, (a) and (b) describe exactly the same "-transfer function as 
shown in Eq. 4.20, except that the set of states and the coefficients are 
different. The state space equations of (b) add an extra feedback of the 
output y when calculating the next states. 
Cumplido-Parra (2001) uses the other modified canonic "-form as shown 
in Fig. 1.3 for a control system processor. The selected form results in a very 
efficient processor architecture with optimal numeric calculations. In I-bit 
processing, the choice of the controller form therefore needs to be considered 
carefully in terms of numeric calculations and hardware complexity. 
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r------{q,i------, 
(b) 
Figure 4.4: (a) The canonic o-form. (b) The modified canonic o-form. 
4.4.2 ~L; modulated c5-form 
As shown in Fig. 4.1(b), a toE modulator is placed after the controller, pro--
ducing PDM signals to drive the physical system. However, the place of the 
toE modulator is a part of the design art. Consider a general description of 
the second order toE modulator with a gain in the main loop as show in Fig. 
4.5. The linear model has been shown in Fig. 3.16. Eq. 3.26 describes the 
equivalent transfer function in z-domain, in which the ST F is 
STF= k 
z+(k-l) (4.23) 
Assuming that the input has an rms value, au , the rms output, a. is obtained 
by 
a. = aulSTFI +an 
= aul eJwl :(k I) I + an (4.24) 
= au v'1+2(k l)c!(WT)+(k I)' + an 
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u 
Figure 4.5: The second order toE modulator 
where an is the rms quantization noise. The an has been analyzed in Chapter 
3, showing that it is very small within the signal bandwidth of interest. When 
the sampling frequency is high, ay therefore approximates 
(4.25) 
The above analysis shows that the output of the toE modulator is equivalent 
to the input by ignoring the effect of the quantization noise within the signal 
bandwidth. 
Theoretically, the control system can contain any number of toE mod-
ulators anywhere in the loop, but the practical choice of the quantity and 
position depends on the objectives of the application. It has been declared 
in Chapter I that the proposed research aims to remove multi-bit multipliers 
in control law calculations. The multi-bit multiplier is a deterministic factor 
in integrated circuit design and is unavoidable in the conventional digital 
control as shown in Fig. 4.I(a). 
Consider the modified o-form by Cumplido-Parra (2001). Fig. 4.6 shows 
the same o-form but integrated with a toE modulator after each integrator 
(o-operator) and each summing junction. The thick lines represent multi-bit 
signals and the thin lines represent I-bit signals in the figure. The input u 
is a I-bit signal sampled by a toE modulator. 
For the o-operator, the equation y = O-IX is implemented by 
y(n + 1) = x(n) + y(n) (4.26) 
'--
which is only an addition. For a toE modulator like that in Fig. 4.5, no 
multiplications are needed when k = 1. If necessary, k can be chosen as a 
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Figure 4.6: The modified a-form with multiple tlE modulators. 
u 1-b/t 
Figure 4.7: The modified a-form with single tlE modulator. 
value of 2's power, resulting in a shift operation. Thus, the possible multi-bit 
multiplication occurs between a I-bit signal given by the tlE modulator and 
a multi-bit coefficient. However, strictly speaking this is not a multiplier 
any more since it just changes the sign bit of the coefficient: when it is 1, 
the result is the coefficient itself; and when it is -1, the result negates the 
coefficient. It is therefore more proper to call this operation a 'conditional 
negation'. This structure is applicable for real-time control, but it is not 
a good choice for high order control systems because there are too many 
tlE modulators in the loop. These modulators will introduce extra circuit 
complexity into the le design. It is also more difficult to analyze the control 
system as these modulators bring many nonlinearities into the control loop, 
making it too complex. An ideal form should combine as few modulators as 
possible in the loop. Fig. 4.7 shows such a form based on the modified a-form 
as shown in Fig. 4.4(b), in which only one tlE modulator is contained in the 
loop. In this form, both the feed-forward and feedback signal are in I-bit 
format. The multi-bit coefficients are therefore 'conditionally negated'. This 
form is much simple and accepted as a major structure in one-bit processing. 
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u 
Figure 4.8: The linearized tJ.E modulated a-form. 
One-bit processing uses one-bit data at the input and control loop, but 
this is not a bit-serial approach. Bit-serial was proposed by Denyer and Ren-
shaw (1985) for VLSI signal processing, in which serial operators are utilized. 
These serial operators process a multi-bit word from the low bit to the high 
bit in sequence to realize a multi-bit parallel operation such as multiplication, 
addition and etc. Thus, each bit-serial data has a correspondent position on 
a multi-bit data, and there is a value on itself: 
(4.27) 
where x is either 0 or 1 and n is its correspondent position (from 0). How-
ever, one-bit data are tJ.E modulated pulses in principle, and there are still 
multi-bit parallel operations in one-bit processing such as shift and addition. 
Both approaches are effective in terms of circuit complexity: one bit process-
ing achieves it by eliminating multi-bit multipliers and bit-serial processing 
achieves it through bit-serial operations. This issue will be further discussed 
in following chapters, but it is important to note here that they are different. 
4.4.3 Stability analysis 
An alternate viewpoint is to regard the tJ.E modulated a-form as a higher 
order tJ.E modulator (Johns and Lewis, 1993). Hence, Fig. 4.7, which in-
corporates both the second order transfer function and the second order 
modulator, can be regarded as a 4th-order tJ.E modulator. To analyze its 
stability, it is linearized with a gain k in the main loop as shown in Fig. 4.8. 
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,,-I is defined by 
,,-I = _1_ 
z-l 
The overall signal transfer function (STF) is obtained by 
STF = P2 kz2 + (P1k - 2P2k)z + (Pok - P1k + P2k ) 
Z3 + (k - 3)Z2 + (q1k - 2k + 3)z + (qok - q1k + k - 1) 
and the overall noise transfer function (NTF) is 
(4.28) 
(4.29) 
Both STF and NTF have the same characteristic equation which needs to be 
transformed into w-plane using Eq. 3.27 and being 
Applying the Routh-Hurwitz criterion to Eq. 4.31, the following Routh tab-
ulation is obtained 
8(Qt-qf+2qOQt +Qo-Q5)k-8qo 
2ql 3qo 
WO 8 - 4k + 2q1k - qok 
4k - 4q1k + 3qok 
8 - 4k + 2q1k - qok 
o 
Table 4.1: Routh tabulation 
It is rather complex to analyze the stability of the 62:: modulated "-form. 
It is even more complex if we take the other 62:: modulator that is used for 
AID conversion into consideration as this will include one more quantizer. 
Hence, this structure contains two nonlinear components, resulting in multi-
ple noise transfer functions and thus rigorous stability criteria may be even 
more difficult to find according to the Routh-Hurwitz criterion. Fortunately, 
Johns and Lewis (1993) did thousands of simulations, indicating that the 
stability of such systems is determined by the stability of the original ones 
excluding 62:: modulators from the loop. In controller implementations, the 
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.o.E modulators only change the signal-to-noise ratio and have no effect to 
the stability of the system as long as they are stable. 
4.5 Sampling in I-bit processing 
Sampling discretizes the time, and quantization discretizes the amplitude. 
In .o.E data conversion, it takes a number of cycles of the clock in order 
to be able to average the 1-bit signals with any kind of precision. Hence, 
to obtain 12-bit precision for 1-bit processing (a typical figure for real time 
control), a "safe" criterion is for a sampling frequency 4096 times as fast as 
that required for multi-bit processing. Even worse, if it is a 1B-bit precision, 
the sampling frequency would be 65,536 times higher. In this case, high speed 
digital devices are required as most of digital processors may be unable to 
complete all the instructions of a complex control law in such a short time. 
It also increases the cost. Fortunately, such a high frequency is unnecessary 
for real-time control. 
4.5.1 Phase delay 
It is well known that, with fixed frequency sampling, any signals with a 
frequency beyond the Nyquist frequency fs/2 cannot be replicated. This 
certainly means that 
fs > 2fo (4.32) 
where fs is the sampling frequency, and fo is the signal bandwidth of interest. 
But only in exceptional cases of extremely non-demanding control systems 
is this criterion relevant. In general sampling at such a low frequency will 
introduce a phase lag that is not satisfied for real-time control, and for all 
practical control applications the criterion can be ignored. 
Digital controller implementation inevitably adds time/phase delay into 
a control loop when compared with an analogue implementation. For the 
control system, the phase margin is a critical robustness requirement in most 
practical systems. Normally a phase margin around 40°-45° is expected, but 
for the more demanding electro-mechanical control systems it is often difficult 
62 
4.5. SAMPLING IN l-BIT PROCESSING 
to achieve this, and around 30° of phase margin is not uncommon. The extra 
phase delay introduced by digital implementation should not significantly 
degrade this phase margin. 
A realistic criterion is that for the bandwidth ID of the system (which is 
more or less where the phase margin occurs), there should be no more than 
5° of phase delay introduced by the discrete process. 
Assume that sampling only involves a zero-order hold on the output. It 
can be represented by 1 - e,T,/2. So the phase delay introduced is approxi-
mately 
1 
4>, = 36010(21) 
where 4>, is the phase delay introduced by sampling. 
(4.33) 
Taking the additional effect of computation time into consideration, the 
total phase delay becomes 
(4.34) 
where Tc is the computation time, 4>c is the phase delay introduced by Tc, 
and 4> is the total phase delay. 
This can be re-expressed in somewhat more practical way. Let R be the 
ratio of the sampling frequency to the required bandwidth frequency, and K 
be the proportion of the sample period taken up by the computation. Then: 
and 
R= I, 
ID 
4> = 360(0.5 + K) 
R 
(4.35) 
(4.36) 
(4.37) 
As the phase delay should be no more than 5°, the corresponding inter-
relationship between Rand K to meet this requirement is given by 
R= 36 + 72K (4.38) 
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For example, consider a bandwidth 10 = 100Hz: to satisfy the 5° criterion 
with different values of K yields the values tabulated in Table 4.2. 
T bl a e 4.2: S r ampmg an d computation f actors. 
K 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 
R 43.2 50.4 57.6 64.8 72 79.2 86.4 93.6 100.8 
Is (kHz) 4.32 5.04 5.76 6.48 7.2 7.92 8.64 9.36 10.08 
Tc(ms) 0.023 0.04 0.052 0.062 0.069 0.076 0.081 0.085 0.089 
Notice that these practical design criteria creates some slightly counter-
intuitive consequences: 
• It proposes substantially higher frequencies than the often quoted val-
ues of 10-30 times the bandwidth. A typical sampling rate for this 
criterion is expected to be 100 times the bandwidth. 
• Doubling the computation factor from K = 0.3 to K = 0.6 only in-
creases t.he actual computation time by 46%. This is because the sample 
frequency must increase to preserve 5° phase delay. 
• Providing twice the computation time (e.g. to allow for a more complex 
control algorithm) from 0.04 to 0.081 (K = 0.2 to 0.7) requires a 75% 
increase in sampling frequency. 
This criterion, however, only provides a minimum sampling requirement 
for I-bit processing when ignoring the effect of nonlinearity or quantization 
noise caused by the I-bit quantizer. Normally, I-bit processing requires a 
much higher sampling frequency in order to achieve a low level noise power 
within the bandwidth of interest. This means that the phase delay introduced 
by one-bit processing will no longer be a key criterion. 
4.5.2 Quantization noise 
In Chapter 3, it has been proposed that the nonlinearity in tl.E modulation 
can be linearized by modelling the I-bit quantizer with a quantization noise. 
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In the application of this modelling technique to the field of nonlinear con-
trol, the error, due to nonlinearity, is usually neglected. This is based on 
the assumption that the error is filtered by the physical system after feed-
back and forms a negligible part of the input signal to the nonlinearity. In 
~E modulation, however, the nonlinearity introduces spectral components 
which cover a wide bandwidth, including the baseband (Ardalan and Pau-
los, 1987). In this case, the error, which represents the quantization noise, 
may not be filtered sufficiently by the physical system if the noise power, 
within the baseband, is too high. Furthermore, in many cases in nonlinear 
control, the output of the nonlinearity is the input to the physical system. 
Hence it is substantially filtered before feedback to the nonlinearity input. 
In contrast, the output of the nonlinear quantizer is the desired I-bit signal, 
which is directly fed back and subtracted from the input signal. Hence, the 
quantization noise has a major impact on the system performance for one-bit 
processing in real-time control. 
It is well known that physical systems are not sensitive to signals in 
high-frequency range. The ~E modulator is a noise-shaping filter, high-
pass for the quantization noise, but it cannot remove the quantization noise 
within the baseband completely. From Chapter 3, we know that the rms 
quantization noise is reduced when the sampling frequency increases. The 
signal-to-noise SN R is therefore increased because the rms input is almost 
unchanged. Thus, to obtain a sampling criterion for one-bit processing, the 
appropriate approach is to increase the S N R within the baseband by increas-
ing the sampling frequency. Because the signal does not change according to 
the sampling frequency, the quantization noise is reduced to a level that can 
be filtered effectively by physical systems. 
One-bit processing, regardless of the physical system, is divided into two 
parts: the ~E modulator and the ~E modulated b-form. Thus, the signal-
to-noise ratio at the output is calculated in two steps: First, calculate the 
in-band signal and noise power for the two parts respectively; Then, calculate 
S N R according to the relationship between the two parts. 
In Chapter 3, the rms quantization error (J e is assumed as a constant 
related to the quantization level only. In practice, the quantization behavior 
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Figure 4.9: Quasi-linear model for I-bit processing. 
is more complex. Hence a new approach is taken here to obtain a more 
precise SN R. Both the 6~ modulator in Fig. 4.5 and the I-bit processing 
structure in Fig. 4.7 can be linearized in the z-domain, as shown in Fig. 4.9, 
with the appropriate choice of the loop filters H,{z) and H2{z), and e is 
Gaussian white noise. Obviously, the I-bit output Y is calculated by 
where 
and 
-H2 {z) 
en = e I + H 2(z) 
( 4.39) 
(4.40) 
(4.41 ) 
Since Y switches between -1 and 1, its power density is constant and 
equal to 1: 
(4.42) 
where, a~, a~., a;. and a; represent the power densities of Y, Yu, en and 
e respectively. Because e is a Gaussian white noise, its power density is 
constant. So it is necessary to obtain a; first. 
Let the power density of the input U be a[;. For the part of I-bit pro-
cessing, as the input is I-bit, a[; is equal to l. For the other part, however, 
au varies following the format of the input. Here, only steady input and sine 
input are considered. Assume that the steady input is a constant m, and the 
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sine input has a maximum magnitude m2. Hence, ab is 
if U 's steady 
if U ,s sine 
Then, from Eq. 4.40, ay. is calculated by 
And, from Eq. 4.41, a;n is calculated by 
(4.43) 
(4.44) 
(4.45) 
Now, solve Eq. 4.42 to Eq. 4.45, the power density of the modelled 
quantization noise can be derived 
a; = k(l - a~J (4.46) 
where 
k = 211" 
2 J' I H, ei" 12.1·· 7r + -71" 1+H2(eJ'" (LW 
( 4.47) 
Now the signal-to-noise ratio can be calculated given the input and a;. 
Consider the noise transfer function, it can be written from the block diagram 
in Fig. 4.9 as 
(4.48) 
The power of the in-band signal and noise can be obtained from Eq. 4.40 
and Eq. 4.48 by integrating over the baseband: 
(4.49) 
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and 
to a~n = lo IYnl 2df 
110 1 = e 2d o I 1 + H2(ej2~/T) I If 
(4.50) 
where fo is the frequency within baseband and T is the sampling time. 
As the power densities of U and e are constant, a~ and a;, the in-band 
signal power becomes 
(4.51 ) 
and the in-band noise power is 
( 4.52) 
where fs = ~ is the sampling frequency. 
The signal-to-noise ratio within the baseband can be defined as 
SNR 
( 4.53) 
Finally, as one bit processing is split into two parts, assume that the in-
band signal and noise power are ay., and ay
n
, for the I-bit AID converter, 
aY.2 and aYn2 for the controller structure. So the signal-to-noise ratio can be 
obtained by 
Take the second order 6.E modulator as an example. Rearrange the 
diagram according to Fig. 4.9, H,(z) and H2(Z) are 
1 H,(z) = -, (4.55) 
z 
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and 
2z - 1 
H2(Z) = 2 2 . 
z - z+ 1 
( 4.56) 
So according to the calculations from Eq. 4.39 to Eq. 4.51, the power of 
the in-band signal can be obtained as 
(4.57) 
and the power of the in-band noise is 
Cf21/0 (&2rr/T - 1)2 
Cft = f: 0 I (ej2rr/T)2 12df (4.58) 
Thus, from Eq. 4.53, the signal-to-noise ratio is calculated: 
(4.59) 
where Cf~ can be obtained from Eq. 4.46. From Eq. 4.59, obviously, the 
signal-to-noise ratio is a function of the oversampling ratio GSR as 
Cf2 
SNR=101og( 2( 1 4 U ( rr) l' (2rr ))) 2GSR x Cf. 30SR - ;;sm OSR + 2rr sm OSR 
(4.60) 
Consider a sinusoidal input with amplitude 1, and its power density is 
2 1 Cfu = -2 
(4.61) 
So Cf~ is 0.11. Fig. 4.10 shows the relationship between the calculated signal-
to-noise ratio and the oversampling ratio. Definitely, it is necessary to in-
crease the sampling frequency f, given a fixed controller bandwidth fa to 
obtain a high signal-to-noise ratio. 
The idea of defining a baseband fa within which to calculate the power 
of the quantization noise is a simplification, and so in practice it is always 
important to analyze the physical system before sorting out a particular sam-
pling rate for the digital controller. Although it is hard to obtain a general-
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Figure 4.10: Calculated SN R with the sinusoidal input. 
ized sampling criterion for I-bit processing as physical systems have different 
abilities to filter noises, many practical experimentations show that a typical 
sampling rate for one-bit processing is at least 1000 times the bandwidth. 
4.6 Simulation results 
4.6.1 Validation example 
A general-purpose single-input single-output filter is chosen to validate the 
concept of one-bit processing. The transfer function is 
1 
H(s) = ""(I-+-I-.4-~-+~S;-)-2 (4.62) 
where w = 27r. The baseband fo is defined as the frequency at which the 
gain of the closed-loop frequency response first falls below -3dB, and the 
validation example's baseband is O.SH z. 
Fig. 4.11 illustrates the filter structure using the ~~ modulated a-form. 
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Figure 4.11: 4th order Ll.E modulated o-form 
Given that the additive quantization noise affects the steady output no more 
than 5%, so the desired SN R is 26dB. According to the calculations in the 
previous chapter, this needs a sampling frequency at least 500Hz. Here we 
use 1000Hz to get a higher precision. Using Eq. 4.13, the coefficients are 
Po = 1.56 X 10-9 
PI = P2 = P3 = P4 = 0 
qo = 1.56 X 10-9 
ql = 6.95 X 10-7 
q2 = 1.56 X 10-4 
q3 = 1.76 X 10-2 
( 4.63) 
It's not straightforward to analyze the output y as it is in I-bit format. 
Instead of y, y' is studied because y approximates to y' according to Eq. 
4.25. 
Fig. 4.12 and Fig. 4.13 show the simulation results with an input of 0.9 
and a 1Hz sine wave input respectively. Graph 4.12(a) and 4.13(a) are the 
responses with the continuous system, and graph (b)s are obtained with one-
bit processing. These graphs show that one-bit processing introduces many 
small quantisation noises compared to the continuous responses. These noises 
are high-frequency, and can be filtered effectively if a low-pass filter is applied. 
We also compare one-bit processing with the continuous system in the 
frequency domain. To obtain a practical frequency response, the frequency 
response analyzer TF2000 (Voltech Instruments Ltd, 1991) is used. This 
device has a Matlab interface developed by Cui (2004), making the analysis 
more convenient. To run the analysis, sweep parameters are set from O.lH z 
to 30H z with an amplitude 1 V. The Ll.E modulated o-form along with the Ll.E 
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Figure 4.12: Responses with u = 0.9 
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(a) Continuous (b) I-bit processing 
Figure 4.13: Responses with a 1Hz sine wave input 
modulator (for I-bit analogue-to-digital conversion) is programmed, running 
in a personal computer. The computer and TF2000 use a 12-bit A/D and 
D/A card to exchange data. Fig. 4.14 shows the Bode plot of the frequency 
response of the continuous system and one-bit processing respectively. It 
shows that there is only a small difference of 0.02 rad/s of the baseband 
between the continuous system and one-bit processing. 
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Figure 4.14: Frequency responses of the 4th order filter 
4.6.2 Practical DC motor control 
Consider a practical i-bit control system with a DC motor. The objective is 
to control the position of a rotating load with flexibility in the drive shaft. 
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Fig. 4.15 shows the diagram of a DC motor model. In this particular example 
the important variable that will be affected by high frequency noise is the 
motor current, and a signal-to-noise ratio can be specified no less than 27dB, 
i.e. the effect of noise will be less than 5% of rated current to avoid significant 
loss of motor capability. 
Figure 4.15: DC motor diagram. 
A 4th order command-tracking controller has been designed including a 
PI, a phase advance and a notch filter to minimise the effect of the resonance 
caused by the flexibility of the physical system. The Laplace transfer function 
for the control system is 
H(s) = O.OOOls' + 0.001 s3 + 0.25s2 + 0.2501s + 0.001 () 
0.0001s4 + 0.011 s3 + 0.l1s2 + S 4.64 
Thus, the overall control scheme can be illustrated as Fig. 4.16. The con-
troller bandwidth /0 is about 0.75Hz. 
For I-bit processing, the control law is represented by the modified canonic 
a-form combined with the ~E modulator as shown in Fig. 4.7. The full I-bit 
control system also contains a I-bit AID converter in the loop. So the pro-
cedure of the control system processing can be described as follows. Firstly 
the analogue signals (command and motor position) are sampled by the 1-
bit AID converter, i.e. a second order ~E modulator, and give a bitstream 
output. Then the signals feed into the digital controller and cause an update 
Figure 4.16: The overall control scheme. 
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"---,-'-.=.',,-' ---1 6l: 1+----1 DC Motor I+-_'-'PO"'M'---____ --' 
Figure 4.17: I-bit control system in the modified a-form. 
of the state variables so they are ready for the next sample. As there exists a 
digital boB modulator in the loop, the control signal is in a I-bit format, which 
can be directly output to drive the motor, i.e. pulse-density-modulation. The 
structural representation of the I-bit control system is given by Fig. 4.17. 
Two sampling criteria are obtained for I-bit processing: 75Hz or above for 
the conventional bit-parallel control system processing and 300Hz or above 
for I-bit processing. Consider a steady input 1, the relationship between the 
signal-to-noise ratio and sampling frequency is shown in Fig. 4.18. Although 
it is related to the sampling frequency, it also indicates the relationship be-
tween the signal-to-noise ratio and the oversampling ratio as the baseband 
fo is known. The sampling frequency therefore is at least 300Hz to meet 
the SN R requirement, which is 27dB, for I-bit processing. The coefficients, 
when the sampling frequency is 1000Hz, are listed below. 
Po = 1.0 X 10-11 
PI = 2.501 X 10-6 
P2 = 2.5004 X 10-4 
P3 = 1.0004 X 10-2 
P4 = 1 
qo = 0 
ql = 1.0 X 10-5 
q2 = 1.1 X 10-3 
q3 = 0.11 
(4.65) 
In Fig. 4.19, (a) shows the simulation result of the step response of the 
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Figure 4.18: SNR and the sampling frequency given a controller bandwidth 
0.75Hz. 
I-bit control system and (b) is an expanded detail of the difference between 
the I-bit control system and the continuous system, from which it can be 
seen that the difference is within 0.3%. 
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0.' 
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Figure 4.19: (a) Position response of the I-bit control system; (b) Difference 
of the responses between the I-bit system and the continuous system. 
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It is also expected that the motor current difference between the continu-
ous system and the I-bit control system is no more than 5% of the maximum 
current which is 5A in this case. Fig. 4.20 (a) shows the motor current while 
running the I-bit control system and (b) shows the difference compared to 
the continuous system. It is obvious that the motor works well with PDM 
control. 
6(A),---,---~--,---~--,---~---,---.-----,--~ 
4 
2 tA 
0 V 
-2 
0 2 3 4 5 6 7 8 9 10(.) 
(a) 
O. 
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0 
-0.1 L---!------:c---!-----,c---!------:c----:------:c----:----"J o 2 3 4 5 6 7 8 9 10(.) 
(b) 
Figure 4.20: (a) Motor current; (b) The difference of the current between the 
continuous system and the I-bit system 
4.7 Summary 
This chapter looks into the concept of one-bit processing and the definition is 
given at the beginning. z-transform is compared to o-transform, showing that 
the z-transform has more numerical problems than the o-transform when the 
sampling frequencies are high. 
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The multi-bit multipliers are a determining factor in le design. Hence, 
two t.I: modulated ,s-forms are proposed, in which no multi-bit multipliers 
are needed. 
In digital control, it is necessary to decide the sampling frequency first. 
For real-time control it shows a sampling frequency should be at least 100 
times the baseband to achieve a small phase delay. However, one-bit pro-
cessing is quite different from the conventional digital control, and a new 
sampling criterion therefore is introduced based on the signal-to-noise ratio. 
Two examples are also given with simulation results showing that one-bit 
processing is applicable for real-time control. 
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Direct Implementation 
One-bit processing can be implemented directly as an application-specific 
integrated circuit, in which all arithmetic operations are hardwired. This 
approach is called 'direct implementation'. 
5.1 Numerical issue 
5.1.1 Coefficients 
Consider for example a generalised single-input single-output controller of 
second order. Its transfer function can be represented by 
(5.1) 
The transfer function of the modified "-form controller structure (not 
considering the ~I: modulator) in Fig. 4.7 can be written as: 
(5.2) 
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Figure 5.1: Re-modified canonic o-form with scaling factors in the main loop. 
From Eq. 4.14, Eq. 5.2 and Eq. 5.1, the coefficients are obtained: 
Po = a3T2 , 
PI = a2T, 
P2 = aI, 
qo = b2T2, 
ql = bIT. 
(5.3) 
As T is very small compared with the time constant of the transfer func-
tion, the coefficients become smaller when the controller order increases. This 
makes it difficult to represent such a small value in a fixed-point format. In 
order to scale these coefficients, the controller structure has to be modified as 
shown in Fig. 5.1. The transfer function for this structure (not considering 
the t.E modulator) is 
y POk2o-2 + Plko- I + P2 
= U qok2o-2 + qlko- I + 1 . 
Therefore, the coefficients become 
Po = a3T'k- 2 , 
PI = a2Tk- l , 
P2 = aI, 
qo = b2T 2k-2, 
ql = bITk- l . 
(5.4) 
(5.5) 
The coefficients are enlarged via suitable scaling factors (k E (0,1)) in 
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the main loop. Choosing the value of the scaling factor k requires a careful 
process as it may involve multiplications which will increase the circuitry 
complexity. To avoid this, k can be a power of 2, implying only a simple 
shift operation. 
5.1.2 Bit-width 
The signal range requirements are usually modest in well-designed digital 
control algorithms with full IEEE 754 floating-point arithmetic (IEEE, 1985) 
being expensive in terms of power consumption and silicon complexity. Be-
cause no multipliers are needed in I-bit processing, we adopt a fixed-point 
arithmetic format. The sampling frequency in I-bit processing is usually 
very high, which results in a long word length for both coefficients and state 
variables. The bit-width therefore needs to be carefully chosen to ensure that 
the full value and dynamic range of the variables involved in the calculation 
can be accommodated. 
Although it is possible to select quite large word lengths when the con-
troller is implemented in VLSI, it is equally important to keep them to the 
absolute minimum as the selected word lengths will determine the size of 
the arithmetic blocks, which has a direct impact on the amount of hardware 
resources, maximum speed and power consumption. 
A simple criterion used to determine the number of fractional bits is de-
scribed in (Goodall and Brown, 1985). A reasonable number of fractional 
bits would be in the range of 8-16 bits, which will support a wide range of 
controllers. Fig. 5.2 shows a general format for the coefficients and state vari-
ables. This format accommodates a signal with an amplitude between -128 
to 128, which is sufficient for most control applications with t.E modulation 
considering that the input/output is only -1 or 1. 
There are no overflow or underflow bits specified as they are unnecessary 
in I-bit processing. The overflow bits are commonly needed for multi-bit 
multiplications. When we use the {) operator for controller implementations 
the underflow issue is almost inevitable as a consequence of multiplication 
by very small coefficients (Jones et ai., 1998). In I-bit processing, however, 
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Figure 5.2: Bit-width to represent coefficients and state variables. 
these problems are easily overcome by removing all multiplications with the 
proposed controller structure shown in Fig. 4.7. 
5.2 Hardware architecture 
5.2.1 Basic arithmetic blocks 
From Fig 5.1, only three arithmetic operations are needed to complete all 
the calculations in one-bit processing. They are conditional-negate (CN), 
add and shift, all in two's complement. Although a control system normally 
is negative-feedback, subtraction is not considered because this operation 
can be completed by applying a subtractive sign to its corresponding co-
efficient before the coefficients are loaded. Table 5.1 shows a comparison 
between these operation with an MAC (mutiply-and-accumulation), which 
is adapted from the CSP developed by Cumplido-Parra (2001) for traditional 
controller implementations. The MAC uses two data types: a mixed format 
with a low-precision floating-point form which includes a 6-bit mantissa in 
two's complement and a 5-bit exponent for coefficients, and a 27-bit signed 
fixed-point form in two's complement for state variables. Also a multiply is 
included with the same data formats as the MAC. The results are obtained 
by realising these operations with a VLSI process which is the UMC 0.13J.'m, 
8-layer copper process. The power consumption of these designs are also 
estimated in Synopsys Power Compiler (Synopsys, 2003). 
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Conventional I-bit Processing 
Multiply MAC CN Add Shift 
area (JLm2 ) 21351.1 25369.1 1229.8 4800.4 3337.6 
frequency (MHz) 621.2 440.7 2597.4 2143.6 2520.8 
power (mW) 5.0805 5.7825 0.1838 0.7263 0.4820 
Table 5.1: Comparisons between arithmetic operations 
The table shows that the slowest arithmetic operation in one bit process-
ing is the 'add', which occupies the largest silicon area and consumes the 
most power at the same time. However, this operation runs 3.45 times in 
speed and occupies only 22.48% in area when it is compared to the speed and 
the area of the 'multiply'. The power estimation shows that an 'multiply' 
consumes almost 7 times power of an 'add'. Definitely, by eliminating the 
multipliers one-bit processing can achieve the best performance in terms of 
area, speed and power, which traditional approaches have to compromise in 
order to achieve a local optimization. Compared to the 'MAC', the 'add' is 
around 4.86 times in speed, 18.92% in area and 8 times in power. 
5.2.2 VLSI realisation 
To realise one-bit processing in VLSI, the most straightforward approach is 
to implement the controller structure of Fig. 4.7 directly, which utilises the 
above basic arithmetic operators. Fig. 5.3 shows a direct implementation of 
a second order system, in which the thin signal lines are I-bit variables and 
the thick lines are multi-bit variables with the format shown in Fig. 5.2. The 
input data comes from a ~E modulator which acts as an analogue-to-digital 
converter and is located off-chip, but the ~E modulator for the output data 
is integrated with the controller and resides on-chip. All the coefficients 
are hard wired on-chip. The states that are required for the next-sample 
calculations are stored in registers. At the beginning of each sampling time, 
the input u is read from the input port and the I-bit output y is written to 
the output port. 
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As all the calculations operate on 2's complement numbers, the sign bit 
identifies a value as positive or negative, where 1 means a negative value and 
o means a positive value. To represent a I-bit signal, -1 is represented by 0 
in the I-bit register. Hence it is simple to use an inverter to implement the 
I-bit quantiser of the boE modulator. The sign bit of x, which is x[23], is fed 
into the inverter, providing a I-bit representation y of the multi-bit variable 
y to feed back for the control system processing. 
In the boE modulator, the first and third adders are the additions of a 
I-bit signal to the 24-bit state-variables. In 24-bit fixed-point arithmetic, 1 
is represented by the Hex code 010000, and -1 by FFOOOO. These additions 
therefore only change the eight most significant bits of the state-variables, 
resulting in a simplified add operation (SADD). 
This architecture allows the whole control system processing to be per-
formed in a pipelined manner. After completing the calculations, the circuit 
stops working and awaits the next sample trigger event. Hence it is the 
fastest and simplest implementation of a I-bit controller. However, this ar-
chitecture is not flexible as it is hard wired for one control task and can't be 
altered when committed to silicon. 
5.2.3 Performance comparisons 
We compare the circuit complexity and speed among the direct implementa-
tion of one-bit processing (BIT) and two conventional approaches: one uses 
traditional arithmetic operations such as 'add', 'multiply', etc. (Cl); the 
other uses only the 'MAC' operation (C2) The comparisons are obtained us-
ing three metrics: area (A), time (T) and A • T with a 2nd order HR filter. 
A . T describes the combined efficiency of the circuits. The Cl approach 
results in an area of 62759.9 /lm2 and a minimum sampling time of 0.0163 
/lB. The C2 approach gets 77613.7 /lm2 for area and 0.0185 /lB for sampling 
time. The area and time for the BIT approach are 13484.3 /lm2 and 0.0039 
/lB respectively. We normalise the area and time of the one-bit approach as 1, 
and the comparison results are obtained in Fig. 5.4. Although the sampling 
frequency for one-bit processing requires more than 10 times of the conven-
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Figl' re 5.4: Comparison results of the direct implementations. 
tional approaches , the results show that the direct implementation of one-bit 
processing is much more efficient thaJl the other two approaches in terms of 
area and time. 
Here, we only show the 2nd order lI R filter , but other examples give 
similar reslllts. 
5.3 Hardware verification 
To verify the direct implementation in VLSI , hardware description langllage 
(IlDL) is IISed to model the hardware behavior of a control system. The 
validation example in the last chapter is adopted and validated at the register 
transfer level (RTL) . The RTL is a description of a digital electronic circuit 
in terms of data flow between registers. 
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Figure 5.5: RTL view of the ~E modulator. 
5.3.1 RTL modelling of the ~E modulator 
Since the input ~E modulator is off-chip, it is necessary to prepare the 1-
bit input before doing RTL simulation. Again, HDL is used to model the 
behavior of the second order ~E modulator. Fig. 5.5 shows the RTL view of 
the second order ~E modulator, in which u is an analogue input. The I-bit 
quantiser is realised by inverting the sign bit of the output of the 'Add2'. 
5.3.2 RTL modelling of the controller 
According to Fig 5.1, the coefficients are 
Po = 4. 183688603241274e - 001 
PI = P2 = P3 = P4 = 0 
qo = -4.183688603241274e - 001 
ql = -1.45655720341922ge + 000 
q2 = -2.561385000357978e + 000 
q3 = -2.251893614093164e + 000 
k = 2-7 
(5.6) 
where k = 2-7 means a 7-bit right-shift operation. Fig 5.6 shows the modified 
"-form together with the ~E modulators. However, the real implementation 
of the coefficients is not exact due to the fixed-point arithmetic. Table 5.2 
gives the quantised values of the coefficients using 24-bit fixed-point arith-
metic and the corresponding hex codes. It shows that the maximum error is 
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Coefficients Hex Code Value Error 
Po 006BIA 4.183654785156250e-00l 0.0008% 
qo FF94E6 -4.1838073730468 75e-00 1 0.0028% 
q, FE9B20 -1.456558227539063e+000 0.00007% 
q2 FD704A -2.5613861 08398438e+000 0.00004% 
q3 FDBF84 -2.251907348632813e+000 0.0006% 
Table 5.2: 24-bit coefficients and errors 
only around 0.0028%, which is more than enough for one-bit processing be-
cause the accuracy of the coefficients simply needs to have the same accuracy 
as is required for the overall system performance (typically 5% for control) 
(Forsythe and Goodall, 1991). 
Figure 5.6: Modified canonic a-form for the validation example. 
The resulted HDL model is then compiled and synthesized using Synplify 
ASIC (Synplicity, 2003). Fig. 5.7 shows a RTL view of the validation ex-
ample, in which the thick lines represent 24-bit data bus and the thin lines 
represent I-bit data bus. u is I-bit input and y is I-bit output. All the 
coefficients and state variables are stored in the 24-bit registers with state 
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variables being updated each sampling cycle. 
I ~~~ ---------------------
m Output .:U modulator 
q4 W------I 
. . t _____________________________________________________________ , 
Figure 5.7: RTL view of the validation example. 
5.3.3 Simulation results 
The simulation is carried out under Modelsim (Model Technology Incorpo-
rated, 2001). The analogue input is 0.5, and the sampling clock runs at 
lkH z. Fig. 5.8 shows the RTL simulation results. In the figure: in is the 
input value; sampLclk is the sampling cycle; out is the b.E modulator's out-
put; Xl, X2, X3 and X4 are state variables, corresponding to the states as 
shown in Fig. 5.6; coeiJ to coefs are the results after the coefficients are 
conditionally negated by the I-bit signals; result is the I-bit output of the 
validation example. 
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The Simulink model of Fig. 5.6 is simulated in ~Iatlab. We compan' 
the ~loclelHim reHultH with the ~Iatlab results. Fig . . 5.9 illustmteH the stat{'s' 
differenceH. where 'red' curves are tilt' res"lt. in ~Iatlab and 'hlue' OIll'S are 
those in I\loclelsim. Tahl{' 5.3 details these differences with static errors at 
static points and peak ('TrOTH at ]wak points. The errors are all within 5%. 
which is acceptable in control. TheH{' errOTH are largely the result of the 
quantization errors due to the I-bit 'luantisers in the ~E modulators. 
xl x2 
15(rad),-----------., 
0.5 
0 
0 -0.5 
0 0.5 10 1.5 2(.) 0 0.5 10 15 2(.) 
x3 x4 
1.5(rOO) 0 .2 
0 
FigllTe 5.9: tates differmces: blue clITves are ohtained in I\lodelsim and red 
cnrves are ohtained in ~ I atlab. 
Chapter 3 has introduced Wavelet denoising techniqlle to remove the 
'lu.mtization noiHes. To analyze the I-bit output of the validation example. 
Wavelet techni'lues are applied here. The I-bit Olltpllt is compared to the 
continllolls Olltpllt. which is obtained by simulating the continllolls tranHfer 
function (&]. 1.62) in ~Iatlah. after the 'luantization noises are removed. Fig. 
5.10 illustrates the difference between the continuous output and the denoisecl 
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State Peak ('rror Static error 
.r1 0.971 % 0.638% 
.f2 2.857% 0.546% 
.1'J 2.132% 2.575% 
.f, 1.869% 2.47% 
Table 5.3: States errors 
I-bit output, where the 'red ' curve is tll(' continuous OUtPl1t alld the 'hlue' 
curve is tbe denoised I-hit output . It shows that the maximum error is around 
1.86%. However, this error also inch Ides tll(' wavelet filter's error. lI ence, in 
practice the I-bit output is prpcise enough for control applications as long 
as the qnantization noises are filtered effectively, which is not a problem for 
most physical systems. 
O .6(""'),----,~-~--~--__r--~--_._--_r_-__, 
dllnolS8d 1-bIt ouput 
0.5 
0.' 
'" 0.3 
I 0.2 
0. ' 
o 
_0.L-_~~--i~-~--~--~-~~-~~-~ 
o 0.5 1.0 1.5 2.0 2..5 3.0 3.5 4(s) 
Figure 5.10: Comparison bet\\'een the denoised 011t])ut and the continous 
out])ut. 
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5.3.4 Hardware performance 
The HDL model of the 4th order validation example is compiled and synthe-
sized, targeting the UMC 0.13/Lm 8-layer copper process. The resulted appli-
cation specific integrated circuit utilizing direct implementation can achieve 
a maximum clock frequency at 139M H z. Because it completes all the con-
trol calculations in one clock cycle, the maximum sampling frequency for this 
circuit reaches to as high as 139M H z, which easily beats many of today's 
fastest microprocessors. 
This circuit is around 220 x 200 /Lm2 in area when committed to silicon, 
and consumes less than 4 mW in power, making it one of the most efficient 
solutions for control system processing. This is much smaller than the mi-
croprocessors which it outperforms, although the comparison is somewhat 
unfair because of the lack of programmability of this implementation. 
5.4 Summary 
This chapter has described the hardware architecture for direct implemen-
tation of I-bit processing. In order to represent small values in fixed-point 
registers, a modified canonic a-form is proposed with scaling factors in the 
main loop. Special attention is given to numeric issues. 24-bit fixed-point 
arithmetic is used in IC design, in which the most significant bit is a sign 
bit; 7 bits are allocated to the integer part of a value and 16 bits are allo-
cated to the fractional part. All the mathematic operations are based on 
two's complement. Basic arithmetic blocks for the direct implementation are 
analyzed, compared to a 'multiply' used in a conventional control system 
processor. The results show that these blocks are much more efficient than 
the 'multiply' in terms of area, speed and power. 
A validation example is used to verify the direct implementation ap-
proach. Hardware description language is used to model the control system 
in RTL level. The simulation results show that this architecture is reliable 
for real-time control. The results of synthesizing the design were presented, 
showing that the direct implementation is one of the most efficient solutions 
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for controller implementation. 
However, the direct implementation is a hardwired-solution, which cannot 
be altered once committed to the silicon. Hence, it is necessary to carry out 
a more flexible solutions, which will be described in the next chapter. 
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Chapter 6 
A 6~-based Control System 
Processor 
6.1 Hardware architecture 
6.1.1 Introduction 
To alleviate the rigidity of the direct implementation, a processor-based (pro-
grammable) solution is proposed in this chapter, resulting in a toE-based 
control system processor (toE-CSP). The processor-based implementation is 
reasonably simple by considering all the necessary elements needed for one-bit 
processing. The proposed architecture takes advantage of one-bit processing 
to permit efficient and cost effective realizations in VLSI. 
Our main goal is to design a processor architecture that matches the 
control algorithm and not vice versa. This implies designing an application 
specific instruction set that best performs the control calculations. It is also 
expected that each instruction is executed in one clock cycle in order to 
improve the hardware efficiency. 
The dedicated processor architecture together with the structure of the 
control algorithm, which will be implemented on this processor, will deter-
mine the hardware efficiency in terms of speed, area and power consumption. 
We have already discussed control forms in Chapter 4, and this chapter will 
determine the type and number of processing elements, the size and number 
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of the memories, and other necessary components. 
To map the control algorithm to a processor architecture, it is divided 
into tasks or processes. These processes include data input and output (10), 
data storage (Memories), timer, instruction fetching and decoding, next in-
struction address calculation (Program Counter) and arithmetic operations 
(ALU). This partitioning should allow all the processes to be mapped easily 
into hardware, minimising the resources required. 
The number of concurrent operations can determine the amount and func-
tionality of the hardware structures. For example, the maximum number of 
simultaneous data transactions that required for arithmetic operations de-
termines the number of ALU ports. Also, communication channels between 
the ALU, accumulator, memories and 10 must be assigned with specific data 
bus. For example, the data bus between the ALU and 10 is I-bit due to the 
feature of one-bit processing. 
The execution of the control algorithm requires the repeated execution 
of a set of instructions (program). Although the number of instructions in 
the control loop can be small in the case of implementing a simple controller, 
the overhead that manipulate the program counter maybe relatively large. 
We therefore must pay special attention to the architecture of the program 
counter that implements control loops. Thus, the ~E-CSP can provide a 
looping mechanism that introduces a short, or ideally zero, overhead. 
The final step is to create a hardware model that supports the opera-
tions needed to implement the control algorithm. This hardware model is 
programmed using the hardware description language. The resulted ~E­
CSP is simulated and verified by running some validated programs with 
the application-specific instructions. The ~E-CSP is then synthesized, floor 
planned and placed & routed. The final netlist can be verified by being 
downloaded into the FPGA and running the validated programs. 
6.1.2 Instruction set architecture (ISA) 
The ~E-CSP adopts an application-specific instruction set to improve the 
hardware efficiency. There are three basic approaches to design the instruc-
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tion set architecture (ISA): 
• At one extreme, a single processing element (PE) executes all the arith-
metic operations. The PE must be able to execute all the operations. 
The processing time will be equal to the product of the PE processing 
time and the total number of operations. This approach was adopted 
in the CSP (Cumplido-Parra, 2001), resulting in a high efficient control 
system processor. 
• At the other extreme, one dedicated PE is assigned for each operation. 
The PE can therefore be optimised to execute a specific operation. 
The maximum number of PEs is determined by the parallelism in the 
algorithm, and the slowest PE determines the maximum clock rate. 
Most general purpose microprocessors adopt this approach. 
• An intermediate solution is to combine the two approaches as described 
above. 
The CSP is a high efficient processor architecture because it uses only one 
processing element. However, as we discussed in Chapter 5, the MAC unit is 
not the most efficient in terms of area, speed and power when compared to the 
second approach. The advantage of the first approach is that it can improve 
the area efficiency in VLSI because only one arithmetic unit is needed. To 
take advantage of the two approaches, the third approach will be used to 
implement the 6~-CSP ISA, not only because it uses a minimum amount of 
hardware resources, but also because it results in a minimum consumption 
of power and a maximum clock frequency. 
In Chapter 5 we have introduced the arithmetic blocks which are neces-
sary for one-bit processing. They are 'CN', add, simplified add and shift. 
However, we proposed a conditional-negate-and-add operation (CNA) in the 
6~-CSP in order to effectively reduce the hardware resource. The 6~-CSP 
therefore only requires two arithmetic operations - CNA and shift in total. 
Other instructions relate to data communication and control loop. 
We used 24-bit fixed-point registers to store coefficients and state vari-
ables and I-bit registers to store input and output data in the direct imple-
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A_~a CN a Add 
r B_~b r I--Jl~ b 
'-------' 
C ____ -' 
Figure 6.1: CNA architecture. 
mentation. The ~L:-CSP will inherit these numeric formats. 
CNA unit 
For the re-modified canonic cl-form, as shown in Fig. 5.1, the conditional-
negate-and-add (CNA) unit is utilized to perform most calculations in one-
bit processing. We use e to represent 'conditional negate' here. The CNA 
unit is therefore written by 
D=eBIA+C (6.1) 
where B is either a coefficient or a state variable, A is a I-bit signal, and C 
is a state variable. e is a symbol which means conditional-negate. Hence, 
eBIA conditional-negates B given a condition of A. A comes from either the 
input u or the output y. If A is 1, eBIA gives B. Otherwise, eBIA gives 
-B. Finally, to complete the CNA operation, the result of the conditional-
negation is added to the state variable C and stored in the accumulator, 
ready for the next arithmetic operation. Fig. 6.1 shows an RTL view of the 
CNA unit, in which thick lines are 24-bit data bus and thin lines are I-bit 
data bus. 
Shift 
The scaling factor k in the main loop of Fig. 5.1 is designed to be a power 
of 2 value, resulting in a shift operation in hardware. Because the sampling 
frequency is very high in one-bit processing, the coefficients are usually too 
small to be stored in 24-bit registers. In this case, k must be a value between 
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o and 1 in order to enlarge the coefficients, which was proven by Eq. 5.5. 
Hence only the right shift operation is needed in one-bit processing in many 
applications. When realised in hardware, it corresponds to a signed shift right 
operation. Note that the CSP used a similar approach for the coefficients, 
except that each coefficient had its own power of 2 exponent. 
Other instructions 
Other instructions are needed for additional operations to the arithmetic 
ones in order to perform one-bit processing. These instructions include data 
communications and control logic operations. 
For data communications, the instructions have functions of reading data 
from the data ROM (ROW), writing one-bit data to the IQ registers (WRB), 
and writing initial or intermediate data to the data RAM (WRW). For control 
logic operations, the instructions are used to set the sampling time (SET) 
and the program counter (WPC) as well as idle the processes when all the 
instructions are complete within one control loop (HLT). The t.L:-CSP does 
not have stand-alone instructions for reading the data from the data RAM 
and 10 registers because these functions are integrated in the arithmetic 
instructions. 
Other arithmetic operations such as add, subtract, multiply or divide 
are not necessary in one-bit processing. In addition, very few logic opera-
tions are necessary for control system processing (Jones et aI., 1998), and 
as a result, no Boolean unit is included in the processor design. In practice 
a system-on-chip solution would incorporate extra functionality for purely 
Boolean operations, e.g. a state machine. 
All the instructions of the proposed t.L:-CSP are given in Table 6.1. This 
instruction set is fairly small and specialised to one-bit processing implemen-
tations. 
Each instruction contains three elements: an opcode, an I/O address and 
a data RAM address. These elements specify the word length required to 
represent an instruction. In this processor design a 16-bit word format is 
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Opcode Name Function description 
000 HLT No operation 
001 RDW Read data from the data ROM 
010 WRB Output the result to the digital output ports 
011 WRW Write the intermediate states to the data RAM 
100 SRS Right shift 
101 CNA Conditional negate and accumulate 
110 SET Set the sampling frequency for the timer 
111 WPC Set the start value for the program counter 
Table 6.1: b.E-CSP instructions. 
used with 4 bits allocated to the opcode, 3 bits to digital IO and 9 bits to 
the data memory address. The processor has only 8 instructions (see Table 
6.1) which are sufficient to accomplish all the necessary operations in one-bit 
processing implementations. Although there are 4-bits for the 10, the most 
significant bit is allocated to a I-bit register, which contains a constant value 
1. Hence, 4 digital inputs and 4 digital outputs are provided in the 10 block 
which allows a maximum of 4 inputs and 4 outputs for an MIMO (multi-
input and multi-output) control system. As there are 9 bits to represent an 
address of the data RAM or data ROM, it allows access to a memory with 
a maximum size of 512 • 24b. This is enough to perform a complex control 
system because in the processor design only the states, which are used in the 
next sample calculations, will be written to the data RAM. 
Fig. 6.2 shows a diagram of executing one instruction. The instruction is 
fetched from 'the memory. Its 16-bit code is then decoded into three parts. 
The program counter (PC) will stop increasing when the instruction 'HLT' is 
read (being 'hold' in the diagram), and the program will stop. Otherwise, the 
arithmetic unit will take necessary operands to achieve certain arithmetic op-
erations. In the b.E-CSP, the result is then written to an intermediate device 
for next instruction. Concurrently the PC is increased by 1 automatically in 
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order to fetch the next instruction. 
fetch an instruction 
Hold 
yes 
no 
Increase PC 
Figure 6.2: Procedure of executing an instruction. 
PipeJining 
Fig. 6.2 shows the processing procedure of an instruction. However, the t.~­
CSP does not execute the instruction in sequence strictly. On the contrary, 
it adopts a pipelining mechanism to speed up the process. When it takes an 
instruction, it breaks the instruction into some small processes and executes 
these processes in parallel. This mechanism can effectively reduce the time 
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that is required to execute a sequence of instructions, and allows the .6.E-
CSP execute an instruction in one clock cycle. The .6.E-CSP performs the 
following processes in pipeline: 
• Fetch a new instruction 
• Retrieve the data from the data memory 
• Fetch the one-bit data from the 10 registers 
• Execute the operation 
• Save the data in the accumulator 
All the instructions can be completed in one clock cycle but the pipelining 
mechanism results in a delay of more than one clock cycle from the time that 
the instruction is fetched to the time that the result is obtained. When 
designing the hardware we must pay special attentions to these time delays 
to make sure the timing is correct. 
6.1.3 Microarchitectures 
The .6.E-CSP adopts a quite general processor architecture but optimised 
for one-bit processing. All the calculations are carried out in the arithmetic 
and logic unit (ALU) with memories being used to store coefficients and 
instructions. One-bit registers are used for data input and output in the 10. 
Memories 
The .6.E-CSP uses two types of memories: read only memory (ROM) and 
random access memory (RAM). All the instructions of a control law are 
stored in a 16-bit program ROM. All the initial states and coefficients are 
stored in a 24-bit data ROM. A 24-bit data RAM is used to contain the 
intermediate data which are needed to execute the instructions. 
Both data ROM and data RAM have an upper-limit size of 512 24-bit 
words. This is because only 9 bits of a 16-bit instruction are used to address 
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the data memories. We can increase the memories' size by increasing the 
instruction's bit-width. For example, if we choose a 24-bit word to represent 
an instruction, among which 16 bits are used to address data memories, 
this will allow the processor access 16M data memories. However, such a 
large size is not necessary for the tl.E-CSP, and only will waste the hardware 
resource. Although the scaling factors k are same in Fig. 5.1, for practical 
control they may vary. Here we assume they are different values, and the 
number of coefficients and states that are needed for one-bit processing can 
be obtained by 
8\=4x(n+1)+2 (6.2) 
where n is the order of a control law. A size such as 512 words therefore sat-
isfies running a 126'h order control law which is rather complex. In practice, 
this size can run an even higher order control law because we normally use 
the same value for the scaling factors. 
The program ROM can be in any size theoretically. However, it is totally 
unnecessary to adopt a large memory size in the tl.E-CSP. In one-bit pro-
cessing, the number of instructions that are needed to perform a control law 
can be calculated by 
82 = 13 x (n + 1) + 5 (6.3) 
The size of the program ROM depends on the complexity of a control law. 
As the data memories can run a 126'h control law at least, it needs 1,656 
pieces of instructions. Hence, in the tl.E-CSP, the program ROM is designed 
to be 4k 16-bit words, which needs a 12-bit address bus to access. This size 
enables the memory to carry 4,096 instructions in maximum, being enough 
to implement a very complex control law in one-bit processing. 
In the tl.E-CSP, the data memories are exactly the same size. When the 
tl.E-CSP runs a program, it loads the initial states and coefficients from the 
data ROM to the data RAM before the control loop starts. In the data RAM, 
the coefficients will remain constant while the program is running. However, 
the states will be updated at every sampling time. Because the data ROM 
and data RAM share one data bus, a 'mux' is used to select data between 
them as shown in Fig. 6.3. When 'sel' is high, the 'mux' takes the data from 
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I ram in 
address 
rw ram Data ram out :------
ram en RAM MUX data 
elk 
v---
rom_out 
address Data 
ROM 
sel 
address bus fS:01 data bus f23:01 
Figure 6.3: Data memories architecture. 
the data ROM; otherwise, it takes the data from the RAM. Choosing the 
'sel' operation in this manner is a kind of design art as this signal consumes 
power when it is high. Because the data ROM is only accessed before the 
control loop starts, it only takes a short time. However, the data RAM is 
frequently visited while a program is running. Obviously, it is more power 
efficient when a high state of the 'sel' is associated with the data ROM. 
The same reason is applied to the other control logic signal 'rw Jam' which 
controls the RAM whether it is read or written. Because the RAM is read 
more than it is written, the high state of the 'rw Jam' is associated with the 
writing operation; and the low state is associated with the reading operation. 
Also while a program is running, not every instruction needs to visit the data 
RAM. A 'ram_en' control logic signal is used. When it is high, the data RAM 
is allowed to be visited; and when it is low, the data RAM stops working. 
These control logics not only keep the power consumption to a minimum, 
but also enable the ~E-CSP to read and write data to/from the memories 
in order. 
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Figure 6.4: Sample timer architecture. 
Sample timer 
The sample timer provides sampling clock to the boE-CSP. Fig. 6.4 shows the 
timer's inner RTL architecture. It contains a 24-bit register which stores the 
initial timer data and a 24-bit counter that can count the system clock (which 
is the time base for the boE-CSP) up to 224 times. A control logic signal 
'timeriniLena' is used with a high state allowing the register to be updated. 
When the 'SET' instruction is read, the processor will give a high state of 
the 'timeriniLena', and write a value to the register. This value along with 
the system clock is used to decide the sampling time. In digital control, the 
sampling frequency is usually constant. The timer is therefore only updated 
once during the execution of a control program. The 'timeriniLena' therefore 
will keep low level in other cases, and the register will contain a constant. 
Fig. 6.5 illustrates how the sample timer works. The timer produces a 
sampling clock which is called 'sampLclk'. Before the data is loaded to the 
register, the 'sampLclk' is a low state and the counter stays O. After the timer 
is initialised, the counter starts increasing, and its value is compared to the 
initial timer data in every clock cycle. As soon as the counter reaches the 
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same value of the initial data, the 'sampLclk' goes to high and the counter 
is reset to O. Otherwise, the 'sampLclk' remains low and the counter keeps 
increasing by 1. In each sampling cycle, the 'sampLclk' stays at high level 
for only one clock cycle in order to reduce the power consumption. 
timerinit_ena 
=17 
yes 
load data 
data 1 
data1>data2? 
no 
counting 
data2 
yes 
no 
Figure 6.5: Sample time scheme. 
A minor point for the sample timer is that the timer counts the system 
clock cycle from O. Hence, when it is required to count n times, the register 
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Initial valu 
pciniCena 
Start 
REG 
IncJJc ~------------------~ 
clk 
----------------------------~ 
Figure 6.6: Program counter architecture. 
should be loaded with a value of n - 1. 
Program counter (PC) 
pc val e 
The program counter provides a pc value that addresses the program memory. 
In conventional processor designs, the PC uses two registers: the start register 
stores an initial value that labels the starting point of a program loop, and 
the stop register stores a value that labels the stopping point of a program 
loop. The counter will keep increasing until it reaches a value that equals 
that in the stop register. Thereafter it will reload the initial value from 
the start register automatically. However, in the t.E-CSP we adopt a novel 
architecture, in which only the start register is used (see Fig. 6.6). Instead of 
using the stop register, the t.E-CSP uses a logic signal- 'inc_pc' to increase 
or stop the counter. When it is 1, the PC value will be incremented by 1 on 
every clock cycle. Otherwise, the counter will stop running the program. 
The PC flow is illustrated in Fig. 6.7. The PC starts counting from 0 after 
power-on or system reset. The initial value is loaded to the start register 
when the logic signal 'pcinit-ena' is set to 1. The PC stops counting when 
the 'inc_pc' is O. However, the PC will load the initial value from the start 
register and start counting again at the rising edge of the logic 'sampLclk'. 
This design is due to a fact that most control loops start at the beginning of 
each sample clock. Compared to the conventional design, it can effectively 
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reduce the PC's circuitry complexity. 
r-----------------------------------, 
, , 
pcinit_ena 
=11 
yes 
set start register 
no 
yes 
reset pc 
pc=pc+1 
Initialising 
pc=pc+1 
no 
Figure 6.7: Program counter flow. 
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10 
Although there are 4 bits for the 10 address, the IQ only provides 4 I-bit 
inputs, 4 I-bit outputs and a I-bit constant. Table 6.2 shows each 10 address 
and its corresponding 10 port. At every rising edge of the sample clock, the 
10 will take the I-bit inputs from off-chip ~E modulators and I-bit outputs 
from the ALU. As it is in the data RAM, one control logic signal 'rwjo' is 
used to control the 10 whether it is read or written. When the 'rw jo' is high, 
the ~E-CSP writes I-bit ALU results to the la; otherwise, the IQ gives I-bit 
data to the ALU for arithmetic operations although this one-bit data is only 
used by the 'CNA'. The result from the ALU is in 24-bit, but the 10 only 
takes the most significant bit, being negated at the same time. 
address la port 
1xxx 1 
0000 dil 
0001 di2 
0010 di3 
0011 di4 
0100 dol 
0101 d02 
0110 d03 
0111 d04 
Table 6.2: la adress. 
Decoder 
The instructions include three parts: 3-bit opcode, 4-bit la adress and 9-bit 
memory address. These parts need to be disassembled in the decoder. The 
other important role of the decoder is that it produces all the control logic 
operations for the other components by enabling the right strobes in the right 
cycles. The states corresponding to each opcode are shown in Table 6.3. 
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opcode 000 001 010 011 100 101 110 111 
timeriniLena 0 0 0 0 0 0 1 0 
pciniLena 0 0 0 0 0 0 0 1 
sel 0 1 0 0 0 0 0 0 
ram_en 0 0 0 1 1 1 1 1 
rWJam 0 0 0 1 0 0 0 0 
fwjO 0 0 1 0 0 0 0 0 
Table 6.3: liE-CSP states. 
Accumulator 
The CSP writes all its numerical results into the data RAM. However, in 
the liE-CSP, the immediate ALU result will be stored in the accumulator 
for the following instruction at the next clock cycle. Only the data that are 
needed for the calculations in the next sample will be written back to the 
data RAM. These data are normally state variables. The advantage of this 
design is that it can reduce the data memory size significantly. Also the data 
in the accumulator is used as an operand for most instructions. 
Note that the data in this accumulator has to be cleared at the end of the 
program in order to ensure that no accumulator state is carried forward to 
the next sample processes or program loop. This operation can be realised 
via writing 0 to the accumulator when the 'HLT' instruction is read. 
Arithmetic and logic unit 
The ALU takes the decoded opcode and three inputs from la, accumula-
tor and data RAM respectively and performs the actual calculation. Each 
instructions will write its calculation result into the accumulator, although 
the actual arithmetic operations are only 'CNA' and 'SRS'. Table 6.4 shows 
the corresponding arithmetic operations of all the instructions, and Fig. 6.8 
shows the architecture of the ALU. Here alu_in is a data from either the data 
RAM or the data ROM; accum is a data from the accumulator; di is a 1-bit 
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opcode Arithmetic operation 
000 alu_out = 0 
001 alu_out = alu_in 
010 alu_out = accum 
011 alu_out = accum 
100 alu_out = accum > > alu_in 
101 if (di == 1) 
alu_out = alu_in + accum 
if (di == 0) 
alu_out = -alu_in + accum 
110 alu_out = accum 
111 alu_out = accum 
Table 6.4: Arithmetic operations of all the instructions. 
data from the 10; and alu..out is a result that the ALU produces. 
opcode[2:0] 
alu_I"[23:0] 
SRS 
----.:--.., 
accum[23:0] 
MUX 
alu_out 
CNA 
di 0 / 
Figure 6.8: ALU architecture. 
VLSI realisation 
So far we have introduced all the micro-architectural blocks that are needed 
to carry out one-bit processing in the tlE-CSP. Fig. 6.9 shows an overview 
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of the processor architecture. 
The processor architecture is programmed with Verilog in RTL level and 
synthesized using Synplify ASIC, targeting the UMC 0.13ILm, 8-layer copper 
process. It results in an overall cell count of fewer than 2,200 cells and 
a minimum frequency of 500M H z. Its size is only 400 * 220(lLm2). The 
power is estimated with the Synopsys Power Compiler, resulting in a total 
consumption less than 280mW. 
~-csp 
Sample Program a!ldr 
timer Counter 12-b~ 
I Program 
I-bit t 
1/0 ROM 
data 
VI-bit 
4-blttaddr 
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Figure 6.9: tl.E-CSP architecture. 
6.1.4 A reprogrammable architecture 
The above processor architecture is not flexible as the data ROM and pro-
gram ROM are not reprogrammable. Unless these read-only-memories are 
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designed off-chip, the processor is hardwired once a control program is down-
loaded. However, we prefer to integrate all the component into one chip so 
that control engineers do not need to put much effort on peripherals. There-
fore a reprogrammable ~r;-csp is proposed, in which the program ROM is 
replaced with a program RAM. A USB interface is also provided. The data 
ROM is eliminated because initialising the coefficients and state variables is 
achieved by downloading data to the data RAM directly. 
USB interface 
The USB serial communication interface allows the ~r;-csp to exchange 
data with the host computer. As shown in Fig. 6.10, these include the 16-bit 
instructions (targeting the program RAM), the 24-bit coefficients and 24-bit 
initial value of the internal control states (both targeting the data RAM). 
The USB interface is clocked from a second clock source running at 48 
MHz. As the ~r;-csp runs at much higher frequencies, a strict synchroniza-
tion regime has been employed: Transfers from the high to the low frequency 
domain use pulse stretching circuits prior to data synchronized at the slow 
domain; Transfers from the low to the high frequency domain utilize a cascade 
of synchronizer flops. As the USB interface is utilized only at the beginning 
of the operation of the ~r;-csp, the synchronization overhead is absolutely 
minimized. Note that this facility also provides a means by which adap-
tive control (varying control parameters) or reconfigurable control (varying 
control law) can be achieved. 
VLSI realisation 
A number of high-level parameters that affect the VLSI implementation of 
the reprogrammable ~r;-csp are defined. These include the parameters 
that specify the size of a control program in 16-bit words and whether the 
Program RAM is implemented as an array of flops or using a single-port 
embedded SRAM. The design is validated at RTL level and subsequently, 
synthesized using Synopsys (Synopsys, 2004) Design Compiler. The opti-
mized netlist is re-validated and then read into Synopsys Physical compiler 
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where an optimal placement is achieved using the Gates-to-Placed-Gates 
flow. The optimized and placed netlist is subsequently read into Cadence 
SoC encounter (Cadence, 2004) where the power plan is designed and certain 
physical constraints are specified. The target frequency is 400 MRz and the 
target technology is UMC 0.13I'm, 8-layer copper process. Initial synthesis 
showed that the flops-based and the SRAM-based program RAM configu-
rations achieve significantly different maximum operating frequencies with 
the flop-based configuration being much faster. This is attributed to further 
processing taking place immediately after a control program is read from the 
program RAM instead of the opcode being clocked as a register and utilized 
on the next cycle. As a result, both a flop-based and an SRAM-based config-
uration are developed to demonstrate that difference. The target frequencies 
for the initial logic synthesis stage are 400 MRz (flop-based configuration) 
and 300 MRz (SRAM-based configuration). 
Fig. 6.11 depicts the Floorplan (placed design) and final layout (routed 
database). The major identifiable blocks are: 
• USB Core: This is to the left of the Floorplan and occupies approxi-
mately 50% of the total silicon area. We used the Opencores (Open-
cores, 2004) USB 1.0 interface core and synthesized it for a clock fre-
quency of 48 M H z. 
• t:.E-CSP Program RAM: An array of flops for storing the control pro-
gram and associated multiplexing logic. 
• Data RAM: Coefficient/Data RAM. Implemented as an embedded mem-
ory of 512 words by 24 bits. 
• BCSP Core: The processing logic of the t:.E-CSP. 
The flop-based design was routed in Cadence SoC encounter and the 
post-layout data are shown in Table 6.5: 
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Figme 6.11: Flop-hased ~E-CSP. 
Fmal( (AI liz ) 355 (DC target '100 !If/h) 
Std cells (RMl s) 10505(3) 
Area 1194/L1Jl x 59'lpm = 709138/1))12 
Core Utilization 6.1.5% 
Tahle 6.5: Results of the Flop-hased design. 
The same implementation flow is carried out for It SRA~·I -baserl program 
RA~I configmation. The Floorplan and final layout database are shown in 
Fig. 6.12. The results are tabulated below in Table 6.6. 
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Fignre 6.12: SRA1'.I-based ~E-CSP. 
The SRAI\ I-based program RAI\ I configuration exhibits very long rnn-
time which redllces the operating freqnency. It is ther fore recommended 
that, for small control program size, the flop-based configuration shollld be 
chosen as it is mllch easier to achieve a good qllality rollted design with little 
effort. This is also the Clise for the SRAI\ I-based confignration but reqllires 
significant more inpllt on behalf of the place-and-rollte engineer. Ilowever. for 
large control program size. the SRAI\ I-based configllfation shollld be chosen 
as it is more area-efficient than the flop-based implementation. 
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Fmax (MHz) 239.2 (~C target 300 MHz) 
Std cells (SRAMs) 7486(4) 
area 1117.8/Lm x 557.2/Lm = 622826/Lm2 
Core Utilization 63.5% 
Table 6.6: Results of the SRAM-based design. 
6.2 Software architecture 
6.2.1 Introduction 
The 6E-CSP is an ASIS-based (application specific instruction set) proces-
sor architecture. Its ISA only provides eight instructions to perform one-
bit processing. Among them, seven instructions are needed if we adopt 
a programmable solution. This is because the 'ROW' instruction is only 
used to load the coefficients and initial states to the data RAM in the non-
programmable processor architecture. However, in the reprogrammable pro-
cessor architecture, this function can be achieved by downloading the data 
from the host computer to the data RAM directly. 
These application specific instruction are very simple and easy to under-
stand. Programming control laws in the 6E-CSP therefore is very trans-
parent and straightforward for control engineers. This section describes the 
programming details as well as introducing the usage of the instructions. 
6.2.2 Control program flowchart 
A control program can be written in many programming languages and im-
plemented in different types of hardware; for example the C language is 
widely accepted by control engineers in embedded systems (Barr, 1999). 
However, no matter what hardware and programming language a control 
engineer uses, the programming scheme of most control laws is quite similar. 
Fig. 6.13 shows such a program flowchart, which can be summarised to three 
stages: initialisation, synchronisation and execution. 
In the initialisation stage, all the initial states and the coefficients are 
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Figure 6.13: Control program flowchart. 
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loaded. If an internal clock is used to define the sampling clock, the counter 
value is loaded. In some high level languages, the start register and the 
stop register of the program counter don't have to be stated as these values 
will be automatically recognised by the loop instructions after compilation, 
for example the 'while' and 'for' commands in C. However, in assembly or 
assembly-like language, these registers must be pre-defined, being applicable 
to most AS IS-based languages. 
In the synchronisation stage, the hardware that runs the control program 
must be synchronised with other peripherals, especially the data acquisition 
card (OAC). For most control programs, a sampling clock is used for syn-
chronisation, which is realised through a handshaking mechanism. At every 
rising edge of the sampling clock, the program sends a 'request' signal to a 
peripheral. The peripheral corresponds with an 'acknowledge' signal. Then 
the data are passed from the peripheral to the 10 registers, being ready for 
the main control operations. Before the beginning of the control loop or after 
the end of the main control operations, the program idles till the next rising 
edge of the sampling clock. 
In the final stage, the program executes all the calculations along with 
necessary data exchanges with the 10 registers. In the diagram, sampling 
data happens at the very beginning and writing output does at the end of 
the control loop. However, the actual implementation does not always follow 
this scheme, for example they can happen simultaneously at the rising edge 
of the sampling clock or at the end of the control loop. 
6.2.3 ASIS 
In last section we have introduced that the ISA in the ~E-CSP, which pro-
vides eight application specific instructions. These instructions are 'HLT', 
'ROW', 'WRB', 'WRW', 'SRS', 'CNA', 'SET' and 'WPC'. All the instruc-
tions are 16-bit long (Fig. 6.14), in which the highest 3 bits represent opcode; 
the middle 4 bits represent 10 address and the remaining 9 bits are address 
referred to data memories. Note that all these instructions write their arith-
metic results to the accumulator immediately. More descriptions of each 
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Opcode 10 address Data address 
Figure 6.14: Instruction format. 
instruction are detailed as follows. 
HLT 
Syntax: HLT 
Operatian: ace <- 0 
The HLT instruction stops the program, and sets the accumulator to O. 
No 10 address and memory address are assigned to this instruction. It relates 
to the program counter directly: when the HLT is read, the 'incpc' is set to 
o and the PC stops increasing. Therefore the HLT together with the PC and 
the sample timer constructs a null operation, which is indispensable to build 
a control loop as shown in Fig. 6.13. This assembles a set of operations in C 
language: 
do{ 
ace = 0; 
}while(sampLclk == 0); 
The program counter is reactivated at the rising edge of the sampling 
clock, beginning with the value that is loaded to the start register and points 
to the starting point of the control loop. In other words the t.E-CSP adopts 
a type of internal interrupt to control the sample timer and the program 
counter as well as the program loop. 
RDW 
Syntax: RDW addr 
Operatian: ace <- ROM[addrJ 
The ROW instruction contains an address that points to the data ROM. 
The 10 address is not necessary to be assigned or it can be any value as the 
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10 will not be read or written. 
This instruction reads the initial states and coefficients from the data 
ROM according to the address. The data will not be written to the corre-
sponding address of the data RAM immediately. In the design, it is written 
to the accumulator first. In order to complete an initialising operation, the 
ROW instruction must be followed by an operation that writes the interme-
diate value in the accumulator to the data RAM given a specific address. 
WRB 
Syntax: WRB addr 
Operation: IO[addrJ <- acc 
The WRB instruction writes the intermediate value in the accumulator 
to the corresponding 10 address. In the hardware design, all the data adopt 
a two's complement format. Therefore the most significant bit of the data 
represents its sign: 0 being a positive value and 1 being a negative value. This 
is perfect in one-bit processing as the outputs, which are from the quantiser 
of the 6I: modulator, are defined by 0 or positive being 1 and others being 
O. Hence, this is only an inverse operation of the most significant bit. This 
function is realised by hardware means in the 10. The WRB instruction only 
needs to write the data to be quantised to the 10 block. 
The WRB instruction doesn't allow access to the data memories. There-
fore, no memory address needs to be assigned for it. 
WRW 
Syntax: W RW addr 
Operation: RAM[addrJ <- acc 
The WRW instruction writes the intermediate value in the accumula-
tor to the corresponding data RAM address. This instruction enables only 
necessary data to be written to the memory, for example the internal state 
variables. Therefore, the data RAM can be reduced to a small size while still 
being able to run very complex control systems. At the initialising stage of a 
control program, the WRW together with the ROW initialises all the states 
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and loads the coefficients in the data RAM. 
In the WRW instruction, no 10 address needs to be specified as the 10 
will not be visited during the execution of this instruction. 
SRS 
Syntax: SRS addr 
Operatian: aee +- aee» RAM[addr] 
The SRS instruction is a signed right shift operation. It corresponds to 
the scaling factors in the main control loop. The scaling factors are designed 
to be negative powers of two, i.e. within the range of 0 and 1. As it is 
a shift operation, the power rather than the scaling value itself is used in 
programming. The negative power is loaded to the data memory in the 
initialising stage, and the instruction right shifts the value in the accumulator 
according to the power value at the corresponding address. 
The SRS instruction doesn't need to access the 10, so the 10 address will 
not be specified. 
CNA 
Syntax: eN A addrl addr2 
Operatian: ace +- 8RAM[addr2J1IO[addr1] + ace 
The CNA instruction performs a conditional-negate-and-add operation. 
It is the only instruction that uses both the 10 address and the data address 
in programming. The CN A and SRS are the two unique instructions that 
are used for arithmetic operations in one-bit processing. 
It was mentioned in the last section that the 10 contains a constant 
register which stores a constant value 1. This adds more flexibility to the 
CNA operation, which allows the CNA perform an 'add' operation. Fig. 
6.15 shows how the add operation is distinguished from the CNA operation. 
When the highest bit of the 10 address is 1, it indicates an add operation 
because it reads the constant 1 from the 10. As we know when the i-bit 
signal is 1, the CN A operation does not negate the coefficient or the state 
variable which is read from the data RAM, being actually an add operation. 
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1 11 01 11 11 X 1 X 1 X 1 data address [8:0] 
f 
Figure 6.15: An add operation. 
Otherwise, the CN A conditionally negates the coefficient or the state variable 
with the condition of the I-bit signal from the 10 registers other than the 
constant register. 
The CNA operation happens when a coefficient is conditionally negated 
and added to the intermediate value that is in the accumulator; otherwise it 
is an add operation in which a state variable is added to the intermediate 
value. 
SET 
Syntax: SET addr 
Operation: timer <- RAM[addr] 
The SET instruction contains two fields: the operation code field that 
identifies the instruction and the source field that contains the address of the 
input value in the data memory. The 10 address for this instruction does 
not need to be specified. It is used to load a counter value to the sample 
timer. The instruction takes the value from the data RAM according to 
the given address. Although it writes this data to the accumulator as other 
instructions, the data is also written to the sample timer simultaneously. 
As soon as the sample timer is set, it runs independently. At each sam-
pling interval, it gives a high logic for one system clock cycle, which is used to 
interrupt the idling process in the control loop and request the 10 to sample 
data. 
WPC 
Syntax: WPC addr 
Operation: pestart <- RAM[addr] 
The WPC instruction resembles the SET instruction. It also contains two 
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fields: the operation code field that identifies the instruction and the source 
field that contains the address of the input value in the data memory. The 
10 address for this instruction does not need to be specified either. It is used 
to load a counter value from the data RAM according to the given address 
to the start register in the PC .The value that is written to the PC register 
indicates the beginning point of a control loop. 
As soon as the PC is con figured, it runs independently from the program. 
However, it is associated with the sample timer as we discussed in the last 
section. 
6.3 Simulation results 
6.3.1 Digital simulation 
In order to verify the applicability of the 62::-CSP hardware and software 
architectures, the validation example that was used for the direct implemen-
tation is used by being implemented into the non-reprogrammable 62::-CSP. 
The 24-bit coefficients and their errors compared to the real values have been 
tabulated in Table 5.2. The controller, which is based on one-bit processing 
as shown in Fig. 5.6 (not considering the first 62:: modulator), is programmed 
with the application specific instructions. Fig. 6.16 shows a brief program 
and its corresponding 16-bit binary codes 1. 
Both the first 62:: modulator and the non-reprogrammable 6E-CSP are 
modelled with HDL. The hardware behaviours are simulated in the Model-
sim with the program codes and the initial values being downloaded to the 
program ROM and the data ROM respectively. The RTL simulation results 
are carried out by a step input with an amplitude of 0.5. Here we assume the 
system clock runs at 1M H z. As the sampling frequency is 1kHz, a counter 
value 999 must be loaded to the sample timer. The control loop starts at 
the 35th instruction so that a value 35 is loaded to the start register in the 
program counter. 
The one-bit output of the 62::-CSP is denoised by the wavelet filter, and 
IThe complete program is shown in Appendix A 
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ROW PO; 001_0000_000000000 
WRW PO; 011_0000_000000000 
ROW ao; 001_0000_000000001 
WRW ao; . Initialising 011j'000_00OOOOO01 
val1ables I 
I 
• • SET timer, 11«t_OOOO_000001000 
WPC pcstart; 111_0000_000001001 
HLT; 1/ wait 000_0000_000000000 
CNA InO PO; 101_0000_000000000 
CNA OutO ao; 101_0'100_000000001 
SRS S; 100:"'0000_000000111 
CNA 1 XO; Control 101_1000_00000101'0 
WRW XO; loop 011_0000_000001010 
I 
I 
• • WRB OutO; 010_0100_000000000 
HLT; I/walt 000_0000_000000000 
Figure 6.16: The validation example program and its binary codes. 
cross-referenced against the result which is obtained by simulating the vali-
dation example's continuous transfer function in Matlab. Fig. 6.17 shows a 
comparison of the results: Graph (a) shows the continuous output and the 
de-noised processor output; Graph (b) is the errors between the two results. 
We see that the errors are less than 3%. However, the real errors may be 
even less because the current errors are largely contributed by the wavelet 
filter. This demonstrates that the hardware and software architectures of the 
t.~-CSP specification are correct and can be applied to practical applications 
with one-bit processing technique. The complete RTL simulation results are 
shown in Fig. 6.18) 
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Figure 6.17: Simulation results. 
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ilL-CSP 
Figure 6.19: tl.E-CSP interface. 
6.3.2 Hardware-in-Ioop simulation 
In this section, we will discuss the real applications of the tl.E-CSP. The 
DC motor control will be demonstrated with a hardware-in-Ioop simulation 
approach, in which the tl.E-CSP is realised on an FPGA and plays as the 
hardware; the physical system and the tl.E modulators are simulated by C 
language and work on a personal computer. 
System interface 
The tl.E-CSP will be embedded within the complete system which also in-
cludes the physical system. The processor will normally be programmed in 
a separate programming system. The resulted binary instruction codes then 
are downloaded to the program memory. 4 tl.E modulators are provided to 
perform analogue to 1-bit conversion. The outputs of the processor are tl.E 
modulated control signals which can be used to interface the physical system 
directly. 
Fig. 6.19 shows a complete tl.E-CSP interface. The outputs of the tl.E 
modulators are registered in the 10 block within each sampling cycle. Hence 
each input can be accessed at any time between consecutive samples because 
it is stored in its own dedicated register. 
FPGA-based tl.E-CSP 
The tl.E-CSP is designed as a stand-alone control system processor for control 
applications using one-bit processing. However, a lot of efforts like optimisa-
tion, packaging and etc are still needed to realise such a processor in silicon. 
As an alternative, FPGAs are commonly used for functional verification. The 
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FPGA avoids the initial cost, lengthy development cycles. Also the FPGA 
is a reprogrammable hardware, which permits design upgrades in the field 
with no hardware replacement necessary. 
The Xilinx Spartan2E XC2S600E-FG456 (speed grade -6) is chosen to 
implement the llE-CSP. This FPGA device provides 15,552 logic cells with 
up to 600,0000 system gates. It supports 514 user 10s in maximum. The 
Spartan2E FPGAs are customized by loading configuration data (design) 
into the internal static memory cells. Unlimited reprogramming cycles are 
possible with this approach. Stored values in these cells determine logic 
functions that are implemented in the FPGA (Xilinx Inc., 2003). 
The non-reprogrammable llE-CSP is synthesized with the Xilinx ISE 
design tool (Xilinx Inc., 2005). The synthesis results indicate that the design 
can achieve a minimum frequency of 50M H z. This frequency is only iD of 
the application specific IC, but it is fast enough to run the demonstrating 
examples. The design uses 36,741 system gates, which occupies around 6% 
resource of the Spartan2E XC2S600E. Then the resulted configuration data 
together with the control program and initial data are downloaded to the 
FPG A for real-time control applications. 
Hardware-in-Ioop simulation 
Due to the lack of real physical systems, a hardware-in-Ioop simulation ap-
proach is proposed to verify the practicability of the llE-CSP for real-time 
control applications using one-bit processing. 
Fig. 6.20 shows the hardware-in-loop simulation scheme. Here I-bit sig-
nals, which are produced by the llE-CSP, are sampled by an AID converter, 
then fed into the physical system which is simulated in the personal com-
puter by C language. The output of the physical system is sampled by the 
llE modulator which is also simulated in the personal computer, and hence 
is a I-bit digital signal for one-bit processing. The Spartan2E FPGA 10 sup-
ports a maximum of 3.3 volts at its pins. Hence, to produce a high state 1 in 
the corresponding 10 register, the input voltage is configured to 3.3V. In this 
case, as the I-bit signals from the simulated llE modulators are represented 
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Figure 6.20: Hardware-in-loop simulation scheme. 
by 1, these I-bit signals must be scaled by 3.3. Hence after they are converted 
to their analogue format using D/A converters and applied to the FPGA 10 
pins, they can produce logic Is to the corresponding one-bit registers in the 
10 block. The digital b.~ modulator, which samples the DC motor output, 
can also be replaced by a standard part, for example the ADS1201 from the 
Burr-Brown Corporation (Burr-brown Corp., 1997). 
Fig. 6.21 shows a scene of the hardware-in-loop simulation workbench. 
The workbench includes a personal computer, which is based on the Intel's 
Pentium II processor running at 300 M H z, a 12-bit data acquisition card 
and a Spartan2E development card which also contains a lOOM H z oscilla-
tor for clock generation (Memec Design, 2003). The configuration data are 
downloaded to the FPGA device via a RJ45 type JTAG cable. The data 
acquisition card is attached to one ISA slot in the computer. The analogue 
signals, which are from/to the data acquisition card, are connected to the 
FPGA 10 pins. 
The physical system and the b.~ modulators are programmed in C lan-
guage. Then the program is built into an executable file with Visual C++. 
The b.~-CSP must be synchronised with the personal computer while run-
ning the hardware-in-loop simulation. The synchronization is realised through 
the sampling clock signal which is given by the b.~-CSP. The computer runs 
the initialising part of the physical system and the b.~ modulators first, and 
the program will wait for the rising edge of the sampling clock before it runs 
the simulation loop. Then the b.~-CSP runs the control law and gives the 
sampling clock to the computer simultaneously. As soon as the rising edge 
of the sampling clock is detected, the computer starts the simulation loop 
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Figure 6.21: Hardware-in- Ioop simulation workbench. 
which includes sampling the I-bit signals from the ~B-CSP, rUlll1ing the 
physical system and the L'.L: modulators, and outputting the I-bit signals to 
be controll d. 
DC motor control 
The DC motor contro l has been used to verify the one-bit processing concept. 
Here it is adopted as a validation demonstrator for the hardware-in-loop sim-
ulation. By considering the scaling factors in the main loop, the coefficients 
for the controller, when the sampling frequency is set at 1000J-/ Z, are ca.icu-
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lated according to Eq. 5.5 and listed below. 
Po = 2.684354560000000e - 003, 
p, = 5.24497715199999ge + 000, 
112 = 4.09665535999999ge + 000, 
P3 = 1.280512000000000e + 000, 
P4 = 1.000000000000000e + 000, 
qo = 0, 
q, = 2.097152000000000e + 001, 
q2 = 1.802240000000000e + 001, 
q3 = 1.408000000000000e + 001, 
k = 2-7 . 
(6.4) 
The coefficients and initial states are represented in a 24-bit fixed-point 
word format. It results in a maximum error of 0.524% for Po, which is precise 
enough to meet the 5% criterion for real-time control. Thus, the coefficients 
can be safely used in calculations to implement the control law in the ~E­
esp. 
The step response of the hardware-in-Ioop simulation is compared with 
that of the digital simulation which was carried out in Matlab. The digital 
simulation takes Eq. 4.64 as a continuous control system in Simulink. The 
results are shown in Fig. 6.22(a). A small area of the simulation results is 
enlarged as shown in graph (b) because this area is where the peak response of 
the control system happens. The only difference is that the motor oscillates 
a bit more heavily with the hardware-in-Ioop simulation. This is due to 
the effect of pulse density modulation, and will not affect the whole system 
performance. 
6.4 Summary 
In this chapter, we have developed two processor-based architectures which 
are specified for one-bit processing. Both architectures share most com-
mon microarchitectures, but they use different types of program memory, 
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Figure 6.22: Comparisons between the hardware-in-loop simulation and the 
digital simulation. 
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being distinguished by reprogrammable and non-reprogrammable. The non-
reprogrammable solution stores the control program in program ROM and 
the initial states together with the coefficients in data ROM. However, the 
reprogrammable solution only contains a program RAM to store the con-
trol program. The initial states and coefficients are downloaded to the data 
RAM directly. Also two types of program RAM have been analysed with the 
reprogrammable solution. The results show that in spite of its inflexibility 
the non-reprogrammable solution is more efficient than the reprogrammable 
solution. 
We also present the software architecture for the ll.E-CSP. The program 
scheme for control laws is clarified at the beginning and all the instructions 
are specified thereafter. 
In the conventional CSP, the MAC instruction writes its result directly 
to the data memory. However, in the ll.E-CSP, all the instructions write 
their result to the accumulator first. Although this design takes two clock 
cycles (two instructions in the other word) to update the states, it avoids 
unnecessary waste of the hardware resource. 
The application specific instructions along with the ll.E-CSP allow control 
engineers to implement control algorithms in a very simple way. The actual 
number of instructions and data requirements for a control program depends 
on the control system characteristic and can be estimated, as was given 
by Eq. 6.2 and Eq. 6.3. The control program runs recursively with the 
state variables being updated for the next sampling clock and output being 
produced during each control loop. 
The validation example is programmed with the application specific in-
structions. Then the program is carried out in the the ll.E-CSP. The results 
have shown that the proposed hardware is applicable for one-bit processing, 
validated using a relatively simple 4th order controller example but extension 
to high-order MIMO controller is straightforward. A hardware-in-loop sim-
ulation approach is also proposed, in which the ll.E-CSP is realised on the 
FPGA. A DC motor control is demonstrated to verify the practicability of 
the ll.E-CSP for real-time control along with one-bit processing. 
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6Z=-CSP Benchmark 
In the previous chapters, the toE-CSP together with one-bit processing has 
been proven applicable for real-time control. The synthesis results have al-
ready shown that the resulting processor architectures are small in size. How-
ever, this chapter compares the non-reprogrammable toE-CSP against other 
processors using the validation example, showing its efficiencies in terms of 
speed and power. 
7.1 Introd uction 
The toE-CSP performance is compared against the performance of the CSP 
and some popular commercially available processors. These processors are 
listed in Table 7.1. To evaluate the performance of these processors, the vali-
dation example is programmed: application specific instructions for the CSP 
and the toE-CSP; for the other processors, it is programmed in C first and 
then compiled to assembly code targeted to different types of the processors. 
The resulted instruction code is therefore analysed to produce an estimation 
of the computation time for the validation example. 
The benchmark includes a comparison of the computation time, the num-
ber of instructions that required to perform the validation example, average 
clock cycles to execute an instruction. At the same time, the power con-
sumption, hardware technology and voltage supply are presented. 
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Processor Manufacturer Device type 
CSP N/A Control system processor 
TMS320C31 Texas Instruments Digital signal processor 
TMS320C54 Texas Instruments Digital signal processor 
C167 Infineon Microcontroller 
Strong-ARM Intel/ARM General-purpose processor 
Pentium III Intel General-purpose processor 
Table 7.1: Selected processors for benchmark against the t..E-CSP. 
7.2 Selected processors 
7.2.1 CSP 
The CSP takes a special format for numeric operations: 27-bit fixed-point for 
state variables and a simple low-precision floating-point form for coefficients 
with a 6-bit mantissa in 2's complement format and a 5-bit exponent. Its 
main application area is real-time control. The CSP consists of a MAC unit 
to perform all the numeric calculations. It also provides a multi port data 
memory (three read and one write) on-chip. 
7.2.2 TMS320C31 
The TMS320C31 is a 32-bit floating-point digital signal processor. It is 
targeted at digital audio, data communication, industrial automation and 
control. The processor provides a large address space. It integrates a multi-
processor interface, one external interface port, two timers, one serial port 
and mUltiple-interrupt structure. It can perform parallel multiply and other 
AL U operations on integer or floating-point data in a single clock cycle. It 
also consists of a general-purpose register file, a program cache, internal dual-
access memories, one DMA channel which supports concurrent I/O (Texas 
Instruments Inc., 2004). 
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7.2.3 TMS320C54 
The TMS320C54 is a cost-efficient digital signal processor compared to the 
TMS320C31. To reduce the price, it adopts a 16-bit fixed-point format. 
This processor is designed to support personal and portable products such as 
digital music players, 3G mobile phones, digital cameras and MIPS-intensive 
voice and data applications. It has a modified Harvard architecture that has 
one program memory bus and three data memory buses. The processor also 
provides a RISC-like instruction set. 
7.2.4 C167 
Like the TMS320C54, the Infineon's C167 is a 16-bit fixed point microcon-
troller. It is targeted towards low cost applications, being widely adopted in 
real-time embedded control applications such as automotive, industrial con-
trol, computer peripherals and data communications. It is one of the world's 
most successful 16-bit fixed-point architectures. This microcontroller is fea-
tured by RISC based architecture, 16-bit CPU with 4 stage pipeline, 32-bit 
bus interfacing to internal ROM, and von Neumann address space (Infineon 
Technologies AG, 2000). 
7.2.5 Strong-ARM SA-UO 
The strong-ARM SA-110 is a 32-bit fixed-point general-purpose micropro-
cessor. It is targeted at low power applications. It is used in a wide range of 
embedded applications, including high bandwidth network switching, intelli-
gent office machines, storage systems, remote access devices, internet appli-
ances, personal digital assistants, hand held personal computers and mobile 
phones (Intel Corp., 2000). 
7.2.6 Pentium III 
The Intel's Pentium III processor is a 32-bit floating-point general purpose 
processor, which is targeted at desktop and mobile computing. It has a 
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superscalar architecture, large on-chip caches, 64-bit data bus, extended in-
struction set that includes instructions optimised for signal processing. The 
Pentium series processors have been described as having a RISC core for a 
subset of its instructions, but in reality the Pentium processors contain a 
mixture of hard wired simple instructions and micro-coded complex instruc-
tions (Intel Corp., 2005) 
So far we have introduced the processors that are used for benchmarking 
against the ~E-CSP. Table 7.2 shows a summary of the selected processors' 
features. 
Processor Word format Frequency Main applications 
(MHz) 
~E-CSP 24-bit fixed-point 500 Real-time control, 
digital audio 
CSP Mixed-format 50 Real-time control 
TMS320C31 32-bit floating-point 60 Digital audio, data com-
munications, industrial 
automation and control 
TMS320C54 16-bit fixed-point 160 Portable products, voice 
and data applications 
C167 16-bit fixed-point 25 Automotive, computer 
peripherals, industrial 
control 
Strong-ARM 32-bit fixed-point 233 Embedded applications 
Pentium III 32-bit floating-point 500 Desktop and Mobile 
computing 
Table 7.2: Processors' features. 
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7.3 Programming and instruction code 
7.3.1 C program 
The real-time instruction code of the 4th-order validation example for the 
selected processors is carefully programmed to ensure that the benchmark is 
as precise as possible. Except for the LlE-CSP and the CSP, the example 
is first programmed in C for the other processors and then compiled into 
assembly code. For the benchmark, we only consider the main control loop, 
and the initialising stage is neglected. Fig. 7.1 shows the main routine of a 
C program for the 4th order validation example. 
void main() 
{ 
} 
do 
{ 
u = _inp(ad1); 
xO = xO + aO • x4 + bO • u; 
x1 = x1 + a1 • xO + b1 • u; 
x2 = x2 + a2' x1 + b2' u; 
x3 = x3 + a3' x2 + b3' u; 
x4 = xO + x1 + x2 + x3; 
d=~'~+c1'x1+~'~+~'d; 
y = x5 + d' u; 
_outp(y, da1); 
} while (1); 
Figure 7.1: C program for the validation example. 
An important issue for programming the control law is that each pro-
cessor has its data type, which decides the complexity of the assembly code 
after compilation. Table 7.3 shows the resolution and data format used to 
represent the coefficients and state variables for each processor. The table 
also shows the resolution that is used to perform the multiplication of a co-
efficient and a state variable. However, for the LlL:-CSP, no multipliers are 
needed because of the feature of one-bit processing. 
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Processor Coefficient State variable Multiplication 
6.~-CSP 24-bit fixed 24-bit fixed N/A 
CSP ll-bit floating 27-bit fixed 27 x 5 mixed 
TMS320C31 32-bit floating 32-bit floating 32 x 32 floating 
TMS320C54 16-bit integer 32-bit integer 32 x 16 fixed 
C167 16-bit integer 32-bit integer 32 x 16 fixed 
Strong-ARM 32-bit integer 32-bit integer 32 x 32 fixed 
Pentium III 32-bit floating 32-bit floating 32 x 32 floating 
Table 7.3: Processors' data format. 
Both the 6.~-CSP and the CSP use application specific instructions, so 
the assembly code of the validation example is obtained directly. However, 
the assembly code for the other processors is obtained by compiling the C 
program by the corresponding compilers. Thereafter the number and type 
of instructions that are required to perform the algorithm can be identified. 
Table 7.4 tabulates the compilers for the other processors. 
Processor Compiler 
TMS320C31 Code composer studio 
TMS320C54 Code composer studio 
C167 Keil C compiler 
Strong-ARM High C/C++ compiler for ARM 
Pentium III C/C++ compiler 
Table 7.4: Compilers to generate assembly code for the benchmark. 
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7.3.2 Assembly code 
The instruction code for the ~~-CSP is shown in Appendix A.I. To demon-
strate the assembly code for the other processors, we compile one line among 
the C program to assembly code. This C code performs the operation 
xO = xO + aO * x4 + bO * u 
Fig. 7.2 shows the corresponding instruction code for the CSP. It is able 
to perform the operation with just two MAC operations. This is because 
all the operands are stored in the register file and therefore can be accessed 
without any delay. 
MAC xO, aO, x4, xO; 11 xO = aO • x4 + xO 
MAC xO, bO, U, xO; 11 xO = bO • U + xO 
Figure 7.2: Instruction code for the CSP. 
The assembly code for the TMS320C31 are obtained by compiling the 
C code with the code composer studio. Fig. 7.3 shows its assembly code. 
A total of 7 instructions are needed to perform the operation. The first 
two instructions load data into the register file. Then two multiply and one 
addition instructions are executed with operands read both from the memory 
and register file. A final addition of two values stored in registers produces 
the final result, which is then stored in the memory. This OSP can perform 
operations where some operands are read directly from the memory, which 
reduces the number of load instructions that move data from the memory to 
the register file. As a consequence, it reduces the computation time. 
LDFU 
LDFU 
MPYF 
MPYF 
ADDF 
ADDFl 
STF 
@OaOlfh, R1; 
@Oa049h, RO; 
@Oa017h, RO; 
@Oa01ah,R1; 
@Oa04ah, RO; 
RO, R1, RO; 
RO, @Oa04ah; 
Figure 7.3: Assembly code for the TMS320C3I. 
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Unlike the DSPs, the C167 requires the operands that are used for mul-
tiplications and additions to be stored in the registers. Also the C167 can 
only handle 16-bit fixed-point data format. As a consequence, the resulting 
assembly code for the C167 includes a large number of 'move' instructions 
to exchange the data between the memory and the registers. The number of 
instructions is increased because it has to call a subroutine that performs the 
multiplication and two instructions are needed for one add operation. Fig. 
7.4 shows the assembly code for the C167. There are 34 instructions in total 
to carry out the complete operation. 
MOV R6, DPP2: OxOOOC; . 
MOV R7, DPP2: OxOOOE; 
MOV R4, DPP1 : Ox0034; 
MOV RS, DPP1 : Ox0036; 
CALLA CC_UC, ?C_LMUL (Ox21 E); 
MOV R8, R4; 
MOV R9, RS; 
ADD R8, DPP2: Ox0010; 
ADDC R9, DPP2: Ox0012; 
MOV R4. DPP2: Ox0024; 
MOV RS, DPP2: Ox0026; 
MOV R6. R14; 
MOV R7, R1S; 
CALLA CC_UC, ?C_LMUL (Ox21 E); 
ADD R4. R8; 
AD DC RS, R9; 
MOV DPP2: Ox0010, R4; 
MOV DPP2: Ox0012, RS; 
?C_LMUL: 
MULU 
MOV 
MULU 
ADD 
MULU 
ADD 
MOV 
RET 
RS, R6; 
RS, DPP3: Ox3EOE; 
R7, R4; 
RS, DPP3: Ox3EOE; 
R4, R6; 
RS, DPP3: Ox3EOC; 
R4. DPP3: Ox3EOE; 
Figure 7.4: Assembly code for the C167. 
Fig. 7.5 shows the assembly code that is required to perform the operation 
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using the Strong-ARM processor. Like the C167, the ARM processor requires 
the operands to be stored in the registers. However, unlike the C167, it can 
handle 32-bit fixed-point data format. Hence, the number of instructions 
that are need to exchange data is significantly reduced. The ARM processor 
also provides the multiply-and-accumulate instruction. So it only needs two 
multiply-and-accumulate instructions to complete the operation. The result 
is written back to the memory by a single store instruction, which is quite 
similar to the WRW instruction in the tl.E-CSP. For the Strong-ARM, 8 
instructions are needed. 
Idr %r3, [%r10, #A+12-.LOOSTRING2]; 
Idr %ip, [%r9, #X+B-.LOOBSS]; 
Idr %r2, [%r9, #X+12-.LOOBSS]; 
mla %r2, %ip, %r3, %r2; 
Idr %r3, [%r10, #B+12-.LOOSTRING2]; 
Idr %r4, [%rB, #U-.LOODATA]; 
mla %r2, %r3, %r4, %r2; 
str %r2, [%r9, #X+12-.LOOBSS]; 
Figure 7.5: Assembly code for the Strong-ARM. 
7.4 Benchmark results 
7.4.1 Power consumption 
The power consumption is decided by the hardware technology and the volt-
age supply. Table 7.5 shows how the tl.E-CSP compares with the other 
processors in power consumption, which puts the tl.E-CSP into one of the 
most power-efficient processors. Also the power consumption is directly pro-
portional to the clock frequency. Thus, it is possible to further reduce the 
power consumption by setting the processor to a slow clock frequency. In-
stead of clocking the tl.E-CSP at the maximum frequency, it is sufficient to 
use a moderate clock frequency which will allow the tl.E-CSP to perform the 
control calculations fast enough as well as reduce the power consumption. 
144 
7.5. SUMMARY 
Processor Technology Power supply (V) Power 
(p m) consumption (W) 
~E-CSP 0.13 3.3V 0.28 
CSP 0.25 3.3V 0.82 
TMS320C31 0.6 1.8V 2.6 
TMS320C54 0.6 5V > 0.77 
C167 0.5 5V 1.5 
Strong-ARM 0.35 2V 1 
Pentium III 0.25 2V > 20 
Table 7.5: Benchmark results of power consumption. 
7.4.2 Processing speed 
The benchmark is obtained by comparing the speed of processing the vali-
dation example between the ~E-CSP and the other processors. Note that 
the number of clock cycles for each processor to execute one instruction is 
different. Thus, we must take the clock cycles per instruction into consider-
ation. Table 7.6 shows the benchmark results. The processing speed is also 
normalised by setting the ~E-CSP to 1. The table shows that our proposed 
~E-CSP is the most efficient in speed. The closest processor in performance 
is the Pentium III, which is still 1.35 times slower than the ~E-CSP. It also 
indicates that the ~E-CSP can achieve a maximum sampling frequency of 
more than 20M H z, which is almost 10 times that of the CSP. 
7.5 Summary 
This chapter compares the ~E-CSP with other processors in terms of power 
consumption and processing speed. The main feature of the selected proces-
sors are described. The benchmark is based on the number of instructions 
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Processor 
Frequency 
(MHz) 
Average clock cyclcs 
per instruction 
Number of 
instructions 
Computation 
time (J.l.s) 
Maximum sampling 
frequency (kHz) 
Normalised time 
--_.-
~E-CSP CSP TMS320C31 TMS320C54 C167 
500 50 60 160 25 
1 1 2 1.49 3.34 
24 23 48 450 194 
0.048 0.46 1.603 4.190 25.92 
20833 2173 623 238 38.5 
1 9.58 33.40 87.29 540 
Table 7.6: Benchmark results of processing speed. 
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and computation time of the validation example. Thus, the assembly code 
for the selected processors is also introduced. 
The benchmark shows that the b.E-CSP is the most power and speed 
efficient processor. One thing not mentioned in this chapter is that the 
b.E-CSP is also the most area-efficient, as explained in Chapter 6. The 
excellent performance of the llE-CSP is obtained by the fact that it adopts 
a fixed-point data format and no multipliers are needed for one-bit processing. 
Because of these features, the b.E-CSP can achieve the same effect as the 
floating-point processors as well as maintain the fast speed and low power 
consumption. 
It should be emphasized that the benchmarking explicitly compares the 
various processors for real-time control only. The benefits of the b.E-CSP 
compared with the others arise from a combination of I-bit processing and 
an architecture targeted for this particular application (the later is true of 
the CSP), whereas the other processors are capable of a much more greater 
variety of applications. 
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Conclusions and Future Work 
This chapter reviews the thesis and concludes. Future research directions are 
also discussed. 
8.1 Conclusions 
8.1.1 Review of the thesis 
The thesis has described two areas of the research work: one-bit processing 
for real· time control and customised hardware support for one-bit processing. 
Chapter 2 reviewed the existing techniques of digital control and approaches 
to implement digital control applications. Chapter 3 and Chapter 4 brought 
forth the concept of one-bit processing, in which one-bit data conversion, 
control forms and sampling criterion were detailed. Chapter 5, 6 and 7 
introduced the specific hardware and software designs to implement one-bit 
processing applications. The hardware architectures were also validated with 
some control examples. Finally, chapter 8 gave the benchmark results of the 
resulting !lE-CSP compared with other processors. 
8.1.2 Achievements 
For the research work, it is expected that modern system-on-chip techniques 
together with advanced signal processing algorithms can produce more ef-
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ficient embedded controllers for real-time control applications in terms of 
area, speed and power. Thus, a new concept of digital control along with its 
supported hardware and software architectures is developed in this thesis. 
Compared to the conventional digital control, a most significant difference 
of one-bit processing is that no multibit data converters are needed. Instead, 
a simple encoder that utilises tl.E modulation is used to perform analogue to 
digital conversion. The tl.E modulator produces a series of high-frequency 
one-bit signals that contain all the useful information of the input. 
A special canonic control form is explained to take advantage of the one-
bit signals. The control form is based on the 6-operator in order to overcome 
the numerical problems due to coefficient sensitivity which arises with z-
form when the sampling frequency is high. A digital tl.E modulator is also 
placed before the resulted control signal is fed back into the controller. This 
structure makes it possible to remove the multipliers which are inevitable 
conventionally and became a key factor in circuit designs. Because no mul-
tipliers are needed in one-bit processing, it can effectively reduce the circuit 
complexity, improve the hardware speed and save power when a controller is 
implemented in application-specific integrated circuits. 
From the final benchmark results, it shows that the resulting processor 
architecture outperforms all commercially available high-speed processors. 
One-bit processing therefore can significantly accelerate the hardware per-
formance for system-on-chips. It is important to appreciate that, although 
the tl.E-CSP is the most efficient processor architecture compared to other 
processors by a significant margin, it is much simpler because it adopts a 
fixed-point data format and no multipliers are needed. Also the low com-
plexity of the processor architecture confers a number of advantages such as 
low power and reduced cost due to small die size and simpler packaging. 
8.1.3 Limitations 
Both the proposed signal processing concept and its support have been proven 
practicable for real-time control, but they are only applicable to the linear 
time-invariant control applications. It is still unknown whether or not one-
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bit processing is suitable for nonlinear control applications although one-bit 
processing contains nonlinear components itself. 
Chapter 5 has shown a most efficient way to implement one-bit process-
ing applications. With direct implementation, however, one-bit processing 
somewhat increases the hardware complexity by adding tlE modulators into 
its control loop. This is not a problem for a single input and single output 
system because the elimination of multipliers can cover the extra hardware 
complexity by the tlE modulator. However, for a multi-input and multi-
output system, there are many subsystems and more tlE modulators have 
to be used. Our researches show that it may increase rather than reduce the 
whole hardware complexity if too many tlE modulators are used in control 
loops. However there is also a solution that we can reduce the number of 
tlE modulators by combining the subsystems into some high-order systems. 
This is not a problem for the processor solutions anyway, although it may 
require extra memory space to store the program. 
The tlE-CSP has been successfully synthesized by targeting a 0.131-'m 
process. However, this is only realized with the help of some EDA tools. 
Although the processor is implemented into a Xilinx FPGA for hardware-in-
loop simulations, it has never been tested in its real circuit. The hardware-
in-loop simulation provides a way to validate the processor's practicability 
in a virtual control environment, but the tlE-CSP has not been verified in 
real control environments due to the lack of real physical systems. 
8.2 Future work 
This section presents some future work based on one-bit processing and the 
tlE-CSP. At the same time, some other possible approaches to improve the 
system-on-chip performance for real-time control will be discussed. 
8.2.1 Dual-processor architecture 
The tlE-CSP is a dedicated architecture. Its careful numerical formulation 
ensure that it will perform deterministically in one-bit processing. However, 
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it is recognised that other functions such as interlocking are necessary in 
real-time control, for which the fl.E-CSP is not well suited. It is necessary 
to guarantee all the variety of functions that are required for real-time con-
trol. This can be most effectively achieved with a dual-processor architecture, 
in which the fl.E-CSP can be integrated as an extra processing component 
within the general purpose processor architecture. This will relieve the gen-
eral purpose processor of performing fixed repetitive functions that can be 
performed by the fl.E-CSP. 
8.2.2 Maglev control 
A maglev vehicle is currently being built in the lab. Its controller, which 
is a classically designed active suspension controller, provides the control of 
the vertical modes of the vehicle (Goodall et aI., 1978). The maglev vehicle 
takes the input which is a air-gap control signal from the controller and the 
sensors give 4 signals which are air-gap, acceleration, flux and current to be 
controlled. 
The maglev .controller has already been implemented in analogue form 
with 12 inputs and 4 outputs. This is a 46th order controller, which is one 
of the most dynamically complex control examples. We expect that the 
controller can be implemented into the fl.E-CSP with one-bit processing. 
This will verify the capability of the fl.E-CSP to handle very complex control 
systems further. 
8.2.3 Bit-serial architecture 
Bit-serial architectures are distinguished by their communication strategy. 
Digital signals are transmitted bit sequentially on single wires, as opposed 
to the simultaneous transmission of words on parallel buses. Figure. 8.1 
illustrates the communication strategies of bit-serial architecture and bit-
parallel architecture. 
A bit-parallel structure processes all of the bits of an input simultaneously' 
at a significant hardware cost. In contrast, a bit-serial structure processes 
the the input one bit a time, generally using the results of the operations on 
151 
8.2. FUTURE WORK 
serial mm serial 
operator operator 
(a) bit-serial 
parallel 
operator 
parallel 
operator 
(b) bit-parallel 
Figure 8.1: Bit-serial and bit-parallel communication strategies 
the first bits to influence the processing of subsequent bits. The advantage 
benefitted by the bit-serial design is that all of the bits pass through the 
same logic, resulting in a significant reduction in the required hardware. 
Typically, the bit-serial approach requires (l/n)'h of the hardware required 
for the equivalent n-bit parallel design. The price of this logic reduction is 
that the serial hardware takes n clock cycles to execute, while the equivalent 
parallel structure executes in one. The time-hardware product, however, for 
the bit-serial structure is often smaller than for equivalent bit-parallel designs 
because the logic delays between registers are generally significantly smaller. 
The bit-serial architecture applies very simple bit-serial blocks like bit-
adder and bit-multiplier for numeric operations (Denyer and Renshaw, 1985). 
The bit-serial architectures have already been used in implementing digital 
filters (Andraka, 1993,1996). 
The ~E-CSP doesn't adopt the bit serial architecture. However, one-bit 
processing can take advantage of the bit-serial architecture to improve its 
hardware performance. Because the inputs and outputs are one-bit signals, 
and no multipliers are needed, the bit-serial architecture is much easier to 
realise for one-bit processing applications. 
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8.2.4 MEMS and Microsystem engineering 
MEMS is an abbreviation for MicroElectroMechanical System, which con-
tains sensing and/or actuating elements. A microsystem contains MEMS 
components that are designed to perform specific engineering functions (Hsu, 
2002). The microsystem is a complete system-on-chip, which contains sen-
sors, signal processing unit and actuators. 
Today many microsensors have been developed as MEMS. A special ac-
celerometer that utilises tJ.E modulation was proposed by Kraft (1997). This 
makes it possible to implement one-bit processing applications in the mi-
crosystems, in which the tJ.E-CSP can carry out signal processing algorithms. 
For other microsensors, one-bit processing is still applicable by placing an tJ.E 
modulator between the sensor and the signal processing unit. This should 
build a more efficient microsystem in terms of speed, area and power for 
real-time control. 
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General .6I;-CSP Program 
This appendix shows a general form of a ~I:-CSP program. 
• ROW PO; 
• WRW PO; 
• ROW QO; 
• WRWQO; 
• ROW Q1; 
• WRW Q1; 
• ROW Q2; 
• WRW Q2; 
• ROW Q3; 
• WRW Q3; 
• ROW Q4; 
• WRWQ4; 
• ROW Q5; 
• WRW Q5; 
• ROW S; 
• WRWS; 
/ /read coefficient PO from data ROM 
/ /write coefficient PO to data RAM 
/ /read coefficient QO from data ROM 
/ /write coefficient QO to data RAM 
/ /read coefficient Q1 from data ROM 
/ /write coefficient Q1 to data RAM 
/ /read coefficient Q2 from data ROM 
/ /write coefficient Q2 to data RAM 
/ /read coefficient Q3 from data ROM 
/ /write coefficient Q3 to data RAM 
/ /read coefficient Q4 from data ROM 
/ /write coefficient Q4 to data RAM 
/ /read coefficient Q5 from data ROM 
/ /write coefficient Q5 to data RAM 
/ /read scaling factor S from data ROM 
/ /write scaling factor S to data RAM 
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• RDWTIMER; Ilread timer initial value from data ROM 
• WRWTIMER; 
• RDW PCSTART; 
Ilwrite timer initial value to data RAM 
Ilread PC start value from data ROM 
• WRW PCSTART; Ilwrite PC start value PO to data RAM 
• RDW X; Ilread state initials from data ROM 
• WRW XO; Ilwrite state initial 0 to data RAM 
• WRW Xl; Ilwrite state initial 1 to data RAM 
• WRW X2; Ilwrite state initial 2 to data RAM 
• WRW X3; Ilwrite state initial 3 to data RAM 
• WRW X4; Ilwrite state initial 4 to data RAM 
• WRW X5; Ilwrite state initial 5 to data RAM 
• SET TIMER; Ilset the timer 
• WPC PCSTART; Ilset the program counter 
• HLT; Ilwait until sample clock starts 
• CNA INO PO; I lace = inO * pO + ace 
• CNA OUTO QO; I lace = autO * qO + ace 
• SRS S; Ilaee= ace» s 
• CNA 1 XO; I lace = xO + ace 
• WRW XO; Ilwrite xO to data RAM 
• CNA OUTO QI; I lace = autO * ql + ace 
• SRS S; Ilaee= ace» s 
• CNA 1 Xl; I lace = xl + ace 
• WRW Xl; Ilwrite xl to data RAM 
• CNA OUTO Q2; I lace = autO * q2 + ace 
• SRS S; Ilaee= ace» s 
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• CNA 1 X2; Ilacc=x2+acc 
• WRW X2; Ilwrite x2 to data RAM 
• CNA OUTO Q3; I lace = outO * q3 + ace 
• SRS S; Ilace= ace» s 
• CNA 1 X3; I lace = x3 + ace 
• WRW X3; Ilwrite x3 to data RAM 
• CNA OUTO Q4; I lace = outO * q4 + ace 
• CNA 1 X4; I lace = x4 + ace 
• WRW X4; Ilwrite x4 to data RAM 
• CNA OUTO Q5; I lace = outO * q5 + ace 
• CNA 1 X5; Ilaec=x5+aee 
• WRW X5; Ilwrite x5 to data RAM 
• WRB OUTO; 111-bit output 
• HLT; Ilwait until next sample clock starts 
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Appendix B 
Publications 
Conference Contributions 
1. Xiaofeng Wu and Roger Goodall, ~E-Based Control System Process-
ing, in Proc. of PREP 2003, Exeter, UK, April 2003. 
2. Xiaofeng Wu and Roger Goodall, One-bit processing for real-time con-
trol, in Proc. of European Control Conference 2003, Cambridge, UK, 
September 2003. 
3. Xiaofeng Wu and Roger Goodall, FPGA implementation of I-bit con-
trol system processor, in Proc. of PREP 2004, Hertfordshire, UK, April 
2004. 
4. Xiaofeng Wu and Roger Goodall, FPGA-based control system process-
ing with ~E modulation, in IEEE WCICA'04 Proceedings, Hangzhou, 
P.R.China, June 2004. 
5. Xiaofeng Wu, Vassilios Chouliaras and Roger Goodall, An application-
specific processor hard macro for real-time control, IEEE System-on-
chip Conference Proceedings, San Jose, USA, September 2004. 
Journal Papers 
1. Xiaofeng Wu and Roger Goodall, I-bit processing for digital control, 
lEE Proc. Control Theory & Applications,Volume 152, Issue 4, 2005 
2. Xiaofeng Wu, Vassilios Chouliaras, Jose Nunez-Yanez and Roger Goodall, 
A Novel Control System Processor and Its VLSI Implementation, IEEE 
trans. on VLSI [acceptedj. 
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